Analysis & Synthesis report for DE2_115_LTM_EPHOTO
Wed Jan 17 14:36:05 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE2_115_LTM_EPHOTO|Recognition:recognition|state_r
 11. State Machine - |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|msetup_st
 12. State Machine - |DE2_115_LTM_EPHOTO|calculator:comb_3|state_r
 13. State Machine - |DE2_115_LTM_EPHOTO|calculator:comb_3|counter_r
 14. State Machine - |DE2_115_LTM_EPHOTO|TUMOUR:tumour|state_r
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 21. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated
 22. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p
 23. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p
 24. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram
 25. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp
 26. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp
 27. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 28. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 29. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp
 30. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp
 31. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 32. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 33. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 34. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated
 35. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p
 36. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p
 37. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram
 38. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp
 39. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp
 40. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 41. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 42. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp
 43. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp
 44. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 45. Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 46. Parameter Settings for User Entity Instance: TUMOUR:tumour
 47. Parameter Settings for User Entity Instance: calculator:comb_3
 48. Parameter Settings for User Entity Instance: INT_TO_SEVEN:comb_4
 49. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1
 50. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0
 51. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|adc_spi_controller:u2
 52. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|touch_point_detector:u3
 53. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4
 54. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|lcd_timing_controller:u6
 55. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7
 56. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component
 57. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1
 58. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1
 59. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|sdr_data_path:data_path1
 60. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 61. Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 62. Parameter Settings for User Entity Instance: Recognition:recognition
 63. Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div3
 64. Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_mult:Mult0
 65. Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div2
 66. Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div1
 67. Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div0
 68. Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1
 69. Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0
 70. Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1
 71. Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0
 72. altpll Parameter Settings by Entity Instance
 73. dcfifo Parameter Settings by Entity Instance
 74. lpm_mult Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1"
 76. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1"
 77. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|sdr_data_path:data_path1"
 78. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1"
 79. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7"
 80. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|SEG7_LUT_8:u5"
 81. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4"
 82. Port Connectivity Checks: "LTM_TOP:ltm_top_ins|adc_spi_controller:u2"
 83. Port Connectivity Checks: "LTM_TOP:ltm_top_ins"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 17 14:36:04 2018       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115_LTM_EPHOTO                          ;
; Top-level Entity Name              ; DE2_115_LTM_EPHOTO                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,931                                       ;
;     Total combinational functions  ; 2,627                                       ;
;     Dedicated logic registers      ; 1,072                                       ;
; Total registers                    ; 1072                                        ;
; Total pins                         ; 443                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 28,672                                      ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_LTM_EPHOTO ; DE2_115_LTM_EPHOTO ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                         ; Library ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; Recognition.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Recognition.sv                            ;         ;
; Sdram_Control_2Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/command.v             ;         ;
; Sdram_Control_2Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/control_interface.v   ;         ;
; Sdram_Control_2Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/sdr_data_path.v       ;         ;
; Sdram_Control_2Port/Sdram_Control_2Port.v ; yes             ; User Verilog HDL File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/Sdram_Control_2Port.v ;         ;
; Sdram_Control_2Port/Sdram_Params.h        ; yes             ; User Unspecified File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/Sdram_Params.h        ;         ;
; Sdram_Control_2Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/Sdram_PLL.v           ;         ;
; Sdram_Control_2Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/Sdram_RD_FIFO.v       ;         ;
; Sdram_Control_2Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/Sdram_Control_2Port/Sdram_WR_FIFO.v       ;         ;
; LTM_TOP.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/LTM_TOP.v                                 ;         ;
; DE2_115_LTM_EPHOTO.v                      ; yes             ; User Verilog HDL File        ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/DE2_115_LTM_EPHOTO.v                      ;         ;
; TUMOUR.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/TUMOUR.sv                                 ;         ;
; INT_TO_SEVEN.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/INT_TO_SEVEN.sv                           ;         ;
; calculator.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/calculator.sv                             ;         ;
; lcd_spi_cotroller.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/lcd_spi_cotroller.v                       ;         ;
; three_wire_controller.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/three_wire_controller.v                   ;         ;
; adc_spi_controller.v                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/adc_spi_controller.v                      ;         ;
; touch_point_detector.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/touch_point_detector.v                    ;         ;
; flash_to_sdram_controller.v               ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/flash_to_sdram_controller.v               ;         ;
; seg7_lut_8.v                              ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/seg7_lut_8.v                              ;         ;
; seg7_lut.v                                ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/seg7_lut.v                                ;         ;
; lcd_timing_controller.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/lcd_timing_controller.v                   ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; aglobal150.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                        ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/altpll_12l2.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/altpll_12l2.tdf                        ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf                                                            ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc                                                     ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc                                                          ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                        ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                           ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                     ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                   ;         ;
; db/dcfifo_oeo1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/dcfifo_oeo1.tdf                        ;         ;
; db/a_gray2bin_6ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/a_gray2bin_6ib.tdf                     ;         ;
; db/a_graycounter_577.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/a_graycounter_577.tdf                  ;         ;
; db/a_graycounter_1lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/a_graycounter_1lc.tdf                  ;         ;
; db/altsyncram_nf51.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/altsyncram_nf51.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_qld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_synch_pipe_qld.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_rld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_synch_pipe_rld.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_n76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/cmpr_n76.tdf                           ;         ;
; reset_delay.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/reset_delay.v                             ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                        ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                       ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                   ;         ;
; db/lpm_divide_nhm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/lpm_divide_nhm.tdf                     ;         ;
; db/sign_div_unsign_fkh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/sign_div_unsign_fkh.tdf                ;         ;
; db/alt_u_div_i4f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_u_div_i4f.tdf                      ;         ;
; db/add_sub_7pc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/add_sub_7pc.tdf                        ;         ;
; db/add_sub_8pc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/add_sub_8pc.tdf                        ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                          ;         ;
; multcore.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                          ;         ;
; bypassff.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                          ;         ;
; altshift.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                          ;         ;
; db/mult_aat.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/mult_aat.tdf                           ;         ;
; db/lpm_divide_1jm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/lpm_divide_1jm.tdf                     ;         ;
; db/sign_div_unsign_plh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/sign_div_unsign_plh.tdf                ;         ;
; db/alt_u_div_57f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_u_div_57f.tdf                      ;         ;
; db/lpm_divide_3jm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/lpm_divide_3jm.tdf                     ;         ;
; db/sign_div_unsign_rlh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/sign_div_unsign_rlh.tdf                ;         ;
; db/alt_u_div_a7f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_u_div_a7f.tdf                      ;         ;
; db/lpm_divide_dkm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/lpm_divide_dkm.tdf                     ;         ;
; db/sign_div_unsign_5nh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/sign_div_unsign_5nh.tdf                ;         ;
; db/alt_u_div_u9f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_u_div_u9f.tdf                      ;         ;
; multcore.tdf                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                          ;         ;
; csa_add.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                           ;         ;
; mpar_add.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                          ;         ;
; muleabz.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                           ;         ;
; mul_lfrg.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                          ;         ;
; mul_boothc.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                        ;         ;
; alt_ded_mult.inc                          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                      ;         ;
; alt_ded_mult_y.inc                        ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                    ;         ;
; mpar_add.tdf                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                          ;         ;
; altshift.tdf                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                          ;         ;
; db/lpm_divide_0jm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/lpm_divide_0jm.tdf                     ;         ;
; db/sign_div_unsign_olh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/sign_div_unsign_olh.tdf                ;         ;
; db/alt_u_div_47f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_u_div_47f.tdf                      ;         ;
; db/lpm_divide_2jm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/lpm_divide_2jm.tdf                     ;         ;
; db/sign_div_unsign_qlh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/sign_div_unsign_qlh.tdf                ;         ;
; db/alt_u_div_37f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/db/alt_u_div_37f.tdf                      ;         ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,931                                                                                                                     ;
;                                             ;                                                                                                                           ;
; Total combinational functions               ; 2627                                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                                           ;
;     -- 4 input functions                    ; 932                                                                                                                       ;
;     -- 3 input functions                    ; 781                                                                                                                       ;
;     -- <=2 input functions                  ; 914                                                                                                                       ;
;                                             ;                                                                                                                           ;
; Logic elements by mode                      ;                                                                                                                           ;
;     -- normal mode                          ; 2005                                                                                                                      ;
;     -- arithmetic mode                      ; 622                                                                                                                       ;
;                                             ;                                                                                                                           ;
; Total registers                             ; 1072                                                                                                                      ;
;     -- Dedicated logic registers            ; 1072                                                                                                                      ;
;     -- I/O registers                        ; 0                                                                                                                         ;
;                                             ;                                                                                                                           ;
; I/O pins                                    ; 443                                                                                                                       ;
; Total memory bits                           ; 28672                                                                                                                     ;
;                                             ;                                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 1                                                                                                                         ;
;                                             ;                                                                                                                           ;
; Total PLLs                                  ; 1                                                                                                                         ;
;     -- PLLs                                 ; 1                                                                                                                         ;
;                                             ;                                                                                                                           ;
; Maximum fan-out node                        ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|altpll_12l2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 518                                                                                                                       ;
; Total fan-out                               ; 13705                                                                                                                     ;
; Average fan-out                             ; 2.89                                                                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                          ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_LTM_EPHOTO                                 ; 2627 (1)          ; 1072 (0)     ; 28672       ; 1            ; 1       ; 0         ; 443  ; 0            ; |DE2_115_LTM_EPHOTO                                                                                                                                                                          ; work         ;
;    |INT_TO_SEVEN:comb_4|                            ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|INT_TO_SEVEN:comb_4                                                                                                                                                      ; work         ;
;    |LTM_TOP:ltm_top_ins|                            ; 1172 (5)          ; 791 (4)      ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins                                                                                                                                                      ; work         ;
;       |Reset_Delay:u8|                              ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Reset_Delay:u8                                                                                                                                       ; work         ;
;       |Sdram_Control_2Port:u7|                      ; 437 (147)         ; 463 (125)    ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7                                                                                                                               ; work         ;
;          |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1                                                                                                          ; work         ;
;             |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                  ; work         ;
;                |altpll_12l2:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|altpll_12l2:auto_generated                                                       ; work         ;
;          |Sdram_RD_FIFO:read_fifo1|                 ; 83 (0)            ; 116 (0)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1                                                                                                      ; work         ;
;             |dcfifo:dcfifo_component|               ; 83 (0)            ; 116 (0)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; work         ;
;                |dcfifo_oeo1:auto_generated|         ; 83 (16)           ; 116 (30)     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated                                                   ; work         ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; work         ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; work         ;
;                   |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; work         ;
;                   |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p                       ; work         ;
;                   |alt_synch_pipe_qld:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ; work         ;
;                      |dffpipe_pe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13  ; work         ;
;                   |alt_synch_pipe_rld:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ; work         ;
;                      |dffpipe_qe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16  ; work         ;
;                   |altsyncram_nf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram                          ; work         ;
;                   |cmpr_n76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; work         ;
;                   |cmpr_n76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; work         ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp                                ; work         ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp                                ; work         ;
;          |Sdram_WR_FIFO:write_fifo1|                ; 83 (0)            ; 116 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|               ; 83 (0)            ; 116 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_oeo1:auto_generated|         ; 83 (15)           ; 116 (30)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_qld:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                      |dffpipe_pe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ; work         ;
;                   |alt_synch_pipe_rld:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                      |dffpipe_qe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                   |altsyncram_nf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram                         ; work         ;
;                   |cmpr_n76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; work         ;
;                   |cmpr_n76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; work         ;
;                   |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                   |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;          |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1                                                                                                              ; work         ;
;          |control_interface:control1|               ; 64 (64)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1                                                                                                    ; work         ;
;       |adc_spi_controller:u2|                       ; 58 (58)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|adc_spi_controller:u2                                                                                                                                ; work         ;
;       |flash_to_sdram_controller:u4|                ; 176 (158)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4                                                                                                                         ; work         ;
;          |lpm_mult:Mult0|                           ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0                                                                                                          ; work         ;
;             |multcore:mult_core|                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0|multcore:mult_core                                                                                       ; work         ;
;          |lpm_mult:Mult1|                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1                                                                                                          ; work         ;
;             |multcore:mult_core|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1|multcore:mult_core                                                                                       ; work         ;
;       |lcd_spi_cotroller:u1|                        ; 93 (44)           ; 55 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1                                                                                                                                 ; work         ;
;          |three_wire_controller:u0|                 ; 49 (49)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0                                                                                                        ; work         ;
;       |lcd_timing_controller:u6|                    ; 347 (164)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6                                                                                                                             ; work         ;
;          |lpm_divide:Div0|                          ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0                                                                                                             ; work         ;
;             |lpm_divide_0jm:auto_generated|         ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                               ; work         ;
;                |sign_div_unsign_olh:divider|        ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                   ; work         ;
;                   |alt_u_div_47f:divider|           ; 98 (98)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                             ; work         ;
;          |lpm_divide:Div1|                          ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1                                                                                                             ; work         ;
;             |lpm_divide_2jm:auto_generated|         ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                                               ; work         ;
;                |sign_div_unsign_qlh:divider|        ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                   ; work         ;
;                   |alt_u_div_37f:divider|           ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_37f:divider                             ; work         ;
;       |touch_point_detector:u3|                     ; 23 (23)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|touch_point_detector:u3                                                                                                                              ; work         ;
;    |Recognition:recognition|                        ; 489 (489)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|Recognition:recognition                                                                                                                                                  ; work         ;
;    |TUMOUR:tumour|                                  ; 185 (185)         ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|TUMOUR:tumour                                                                                                                                                            ; work         ;
;    |calculator:comb_3|                              ; 696 (204)         ; 38 (38)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3                                                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                             ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div0                                                                                                                                        ; work         ;
;          |lpm_divide_dkm:auto_generated|            ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|           ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                                                              ; work         ;
;                |alt_u_div_u9f:divider|              ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                        ; work         ;
;       |lpm_divide:Div1|                             ; 158 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div1                                                                                                                                        ; work         ;
;          |lpm_divide_3jm:auto_generated|            ; 158 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_rlh:divider|           ; 158 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                              ; work         ;
;                |alt_u_div_a7f:divider|              ; 158 (158)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                        ; work         ;
;       |lpm_divide:Div2|                             ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div2                                                                                                                                        ; work         ;
;          |lpm_divide_1jm:auto_generated|            ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div2|lpm_divide_1jm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_plh:divider|           ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div2|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                                              ; work         ;
;                |alt_u_div_57f:divider|              ; 135 (135)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div2|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_57f:divider                                                        ; work         ;
;       |lpm_divide:Div3|                             ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div3                                                                                                                                        ; work         ;
;          |lpm_divide_nhm:auto_generated|            ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div3|lpm_divide_nhm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_fkh:divider|           ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                                              ; work         ;
;                |alt_u_div_i4f:divider|              ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                        ; work         ;
;       |lpm_mult:Mult0|                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_mult:Mult0                                                                                                                                         ; work         ;
;          |mult_aat:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_LTM_EPHOTO|calculator:comb_3|lpm_mult:Mult0|mult_aat:auto_generated                                                                                                                 ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_LTM_EPHOTO|Recognition:recognition|state_r                                    ;
+---------------------+------------------+-------------+-------------+---------------------+-------------+
; Name                ; state_r.fat_thin ; state_r.nb1 ; state_r.nb0 ; state_r.point_check ; state_r.fin ;
+---------------------+------------------+-------------+-------------+---------------------+-------------+
; state_r.point_check ; 0                ; 0           ; 0           ; 0                   ; 0           ;
; state_r.nb0         ; 0                ; 0           ; 1           ; 1                   ; 0           ;
; state_r.nb1         ; 0                ; 1           ; 0           ; 1                   ; 0           ;
; state_r.fat_thin    ; 1                ; 0           ; 0           ; 1                   ; 0           ;
; state_r.fin         ; 0                ; 0           ; 0           ; 1                   ; 1           ;
+---------------------+------------------+-------------+-------------+---------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|msetup_st              ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; msetup_st.0011 ; msetup_st.0010 ; msetup_st.0001 ; msetup_st.0000 ; msetup_st.0100 ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; msetup_st.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ;
; msetup_st.0001 ; 0              ; 0              ; 1              ; 1              ; 0              ;
; msetup_st.0010 ; 0              ; 1              ; 0              ; 1              ; 0              ;
; msetup_st.0011 ; 1              ; 0              ; 0              ; 1              ; 0              ;
; msetup_st.0100 ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DE2_115_LTM_EPHOTO|calculator:comb_3|state_r              ;
+---------------+-------------+---------------+---------------+--------------+
; Name          ; state_r.run ; state_r.read2 ; state_r.read1 ; state_r.IDLE ;
+---------------+-------------+---------------+---------------+--------------+
; state_r.IDLE  ; 0           ; 0             ; 0             ; 0            ;
; state_r.read1 ; 0           ; 0             ; 1             ; 1            ;
; state_r.read2 ; 0           ; 1             ; 0             ; 1            ;
; state_r.run   ; 1           ; 0             ; 0             ; 1            ;
+---------------+-------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |DE2_115_LTM_EPHOTO|calculator:comb_3|counter_r          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; counter_r.11 ; counter_r.10 ; counter_r.01 ; counter_r.00 ;
+--------------+--------------+--------------+--------------+--------------+
; counter_r.00 ; 0            ; 0            ; 0            ; 0            ;
; counter_r.01 ; 0            ; 0            ; 1            ; 1            ;
; counter_r.10 ; 0            ; 1            ; 0            ; 1            ;
; counter_r.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_LTM_EPHOTO|TUMOUR:tumour|state_r                                 ;
+---------------+--------------+---------------+--------------+--------------+--------------+
; Name          ; state_r.WAIT ; state_r.CHECK ; state_r.READ ; state_r.IDLE ; state_r.SHOW ;
+---------------+--------------+---------------+--------------+--------------+--------------+
; state_r.IDLE  ; 0            ; 0             ; 0            ; 0            ; 0            ;
; state_r.READ  ; 0            ; 0             ; 1            ; 1            ; 0            ;
; state_r.CHECK ; 0            ; 1             ; 0            ; 1            ; 0            ;
; state_r.WAIT  ; 1            ; 0             ; 0            ; 1            ; 0            ;
; state_r.SHOW  ; 0            ; 0             ; 0            ; 1            ; 1            ;
+---------------+--------------+---------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_LENGTH[8]                                                                                              ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_LENGTH[7]                                                                                              ; Stuck at VCC due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_LENGTH[0..6]                                                                                           ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_LENGTH[8]                                                                                              ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_LENGTH[7]                                                                                              ; Stuck at VCC due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_LENGTH[0..6]                                                                                           ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|DQM[2,3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[0..7]                                                                                             ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CKE                                                                                       ; Stuck at VCC due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CKE                                                                                                        ; Stuck at VCC due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|m3wire_data[9]                                                                                               ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD                                                                                                        ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                             ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[0..5]                                                                                             ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[6]                         ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[0..5]                                                                                             ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[6]                         ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|WR_MASK                                                                                                    ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                 ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mLENGTH[0..6]                                                                                              ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mLENGTH[8]                          ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[0..5]                                                                                                ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[6]                            ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[0..5]                                                                     ; Merged with LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[6] ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[6]                                                                                                ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[6]                                                                                                ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mLENGTH[8]                                                                                                 ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[0]                                                                                                 ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[6]                                                                                                   ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[6]                                                                        ; Stuck at GND due to stuck port data_in                                                     ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mLENGTH[7]                                                                                                 ; Stuck at VCC due to stuck port data_in                                                     ;
; Recognition:recognition|state_r~4                                                                                                                     ; Lost fanout                                                                                ;
; Recognition:recognition|state_r~5                                                                                                                     ; Lost fanout                                                                                ;
; Recognition:recognition|state_r~7                                                                                                                     ; Lost fanout                                                                                ;
; Recognition:recognition|state_r~8                                                                                                                     ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|msetup_st~9                                                                                                  ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|msetup_st~10                                                                                                 ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|msetup_st~12                                                                                                 ; Lost fanout                                                                                ;
; calculator:comb_3|state_r~2                                                                                                                           ; Lost fanout                                                                                ;
; calculator:comb_3|state_r~3                                                                                                                           ; Lost fanout                                                                                ;
; calculator:comb_3|state_r~4                                                                                                                           ; Lost fanout                                                                                ;
; calculator:comb_3|state_r~5                                                                                                                           ; Lost fanout                                                                                ;
; calculator:comb_3|counter_r~2                                                                                                                         ; Lost fanout                                                                                ;
; calculator:comb_3|counter_r~3                                                                                                                         ; Lost fanout                                                                                ;
; TUMOUR:tumour|state_r~4                                                                                                                               ; Lost fanout                                                                                ;
; TUMOUR:tumour|state_r~5                                                                                                                               ; Lost fanout                                                                                ;
; TUMOUR:tumour|state_r~7                                                                                                                               ; Lost fanout                                                                                ;
; calculator:comb_3|counter_r.11                                                                                                                        ; Lost fanout                                                                                ;
; LTM_TOP:ltm_top_ins|div[4..31]                                                                                                                        ; Lost fanout                                                                                ;
; Total Number of Removed Registers = 120                                                                                                               ;                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+-----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_LENGTH[8]        ; Stuck at GND              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mLENGTH[8],                          ;
;                                                                 ; due to stuck port data_in ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[6],                            ;
;                                                                 ;                           ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[6], ;
;                                                                 ;                           ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mLENGTH[7]                           ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CKE ; Stuck at VCC              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CKE                                  ;
;                                                                 ; due to stuck port data_in ;                                                                                 ;
; calculator:comb_3|counter_r~2                                   ; Lost Fanouts              ; calculator:comb_3|counter_r.11                                                  ;
+-----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1072  ;
; Number of registers using Synchronous Clear  ; 286   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 783   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 510   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[1]                                                                                               ; 4       ;
; LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[2]                                                                                               ; 4       ;
; LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[4]                                                                                               ; 4       ;
; LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[5]                                                                                               ; 4       ;
; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSEN                                                                                         ; 3       ;
; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                               ; 1       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 14                                                                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[2]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[9]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|timer[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|command_delay[3]   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|write_cnt[15]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_cnt[0]             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mST[4]       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|Recognition:recognition|counter2_r[2]                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[22]                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[26]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rp_shift[1]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[1]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|Recognition:recognition|counter1_r[1]                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[4]                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|calculator:comb_3|num2_r[1][3]                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|calculator:comb_3|num2_r[0][3]                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|calculator:comb_3|num1_r[1][3]                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|calculator:comb_3|num1_r[0][1]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[7]               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[10]              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_LTM_EPHOTO|LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_LTM_EPHOTO|Recognition:recognition|x_distance[1]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_LTM_EPHOTO|Recognition:recognition|y_distance[2]                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115_LTM_EPHOTO|TUMOUR:tumour|startpoint_y_w                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_115_LTM_EPHOTO|TUMOUR:tumour|startpoint_x_w                                                   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |DE2_115_LTM_EPHOTO|Recognition:recognition|Mux1                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |DE2_115_LTM_EPHOTO|calculator:comb_3|Selector24                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE2_115_LTM_EPHOTO|calculator:comb_3|Selector37                                                   ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |DE2_115_LTM_EPHOTO|calculator:comb_3|counter_r                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                     ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TUMOUR:tumour ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; all0           ; 00000000 ; Unsigned Binary                ;
; IDLE           ; 0000     ; Unsigned Binary                ;
; READ           ; 0001     ; Unsigned Binary                ;
; CHECK          ; 0010     ; Unsigned Binary                ;
; WAIT           ; 0011     ; Unsigned Binary                ;
; SHOW           ; 0100     ; Unsigned Binary                ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calculator:comb_3 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                       ;
; read1          ; 001   ; Unsigned Binary                       ;
; read2          ; 010   ; Unsigned Binary                       ;
; run            ; 011   ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INT_TO_SEVEN:comb_4 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                       ;
; D1             ; 1111001 ; Unsigned Binary                       ;
; D2             ; 0100100 ; Unsigned Binary                       ;
; D3             ; 0110000 ; Unsigned Binary                       ;
; D4             ; 0011001 ; Unsigned Binary                       ;
; D5             ; 0010010 ; Unsigned Binary                       ;
; D6             ; 0000010 ; Unsigned Binary                       ;
; D7             ; 1011000 ; Unsigned Binary                       ;
; D8             ; 0000000 ; Unsigned Binary                       ;
; D9             ; 0010000 ; Unsigned Binary                       ;
; DA             ; 0001000 ; Unsigned Binary                       ;
; DB             ; 0000011 ; Unsigned Binary                       ;
; DC             ; 1000110 ; Unsigned Binary                       ;
; DD             ; 0100001 ; Unsigned Binary                       ;
; DE             ; 0000110 ; Unsigned Binary                       ;
; DF             ; 0001110 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LUT_SIZE       ; 20    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0 ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                                                     ;
; SPI_Freq       ; 20000    ; Signed Integer                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|adc_spi_controller:u2 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; SYSCLK_FRQ     ; 50000000 ; Signed Integer                                             ;
; ADC_DCLK_FRQ   ; 1000     ; Signed Integer                                             ;
; ADC_DCLK_CNT   ; 25000    ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|touch_point_detector:u3 ;
+----------------+--------------+----------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                     ;
+----------------+--------------+----------------------------------------------------------+
; PHOTO_NUM      ; 3            ; Signed Integer                                           ;
; NEXT_PIC_XBD1  ; 000000000000 ; Unsigned Binary                                          ;
; NEXT_PIC_XBD2  ; 001100000000 ; Unsigned Binary                                          ;
; NEXT_PIC_YBD1  ; 111000000000 ; Unsigned Binary                                          ;
; NEXT_PIC_YBD2  ; 111111111111 ; Unsigned Binary                                          ;
; PRE_PIC_XBD1   ; 110100000000 ; Unsigned Binary                                          ;
; PRE_PIC_XBD2   ; 111111111111 ; Unsigned Binary                                          ;
; PRE_PIC_YBD1   ; 000000000000 ; Unsigned Binary                                          ;
; PRE_PIC_YBD2   ; 001000000000 ; Unsigned Binary                                          ;
+----------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4 ;
+----------------+--------+---------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                ;
+----------------+--------+---------------------------------------------------------------------+
; DISP_MODE      ; 384000 ; Signed Integer                                                      ;
+----------------+--------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|lcd_timing_controller:u6 ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; H_LINE               ; 1056  ; Signed Integer                                             ;
; V_LINE               ; 525   ; Signed Integer                                             ;
; Hsync_Blank          ; 216   ; Signed Integer                                             ;
; Hsync_Front_Porch    ; 40    ; Signed Integer                                             ;
; Vertical_Back_Porch  ; 35    ; Signed Integer                                             ;
; Vertical_Front_Porch ; 10    ; Signed Integer                                             ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                 ;
; REF_PER        ; 1024  ; Signed Integer                                                 ;
; SC_CL          ; 3     ; Signed Integer                                                 ;
; SC_RCD         ; 3     ; Signed Integer                                                 ;
; SC_RRD         ; 7     ; Signed Integer                                                 ;
; SC_PM          ; 1     ; Signed Integer                                                 ;
; SC_BL          ; 1     ; Signed Integer                                                 ;
; SDR_BL         ; 111   ; Unsigned Binary                                                ;
; SDR_BT         ; 0     ; Unsigned Binary                                                ;
; SDR_CL         ; 011   ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                             ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                          ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                   ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                   ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                          ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK1_PHASE_SHIFT              ; -1806             ; Untyped                                                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                                          ;
; M                             ; 0                 ; Untyped                                                                          ;
; N                             ; 1                 ; Untyped                                                                          ;
; M2                            ; 1                 ; Untyped                                                                          ;
; N2                            ; 1                 ; Untyped                                                                          ;
; SS                            ; 1                 ; Untyped                                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                                          ;
; M_PH                          ; 0                 ; Untyped                                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                          ;
; CBXI_PARAMETER                ; altpll_12l2       ; Untyped                                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                   ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                            ;
; REF_PER        ; 1024  ; Signed Integer                                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                            ;
; SC_RRD         ; 7     ; Signed Integer                                                                            ;
; SC_PM          ; 1     ; Signed Integer                                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                                            ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                          ;
; REF_PER        ; 1024  ; Signed Integer                                                                          ;
; SC_CL          ; 3     ; Signed Integer                                                                          ;
; SC_RCD         ; 3     ; Signed Integer                                                                          ;
; SC_RRD         ; 7     ; Signed Integer                                                                          ;
; SC_PM          ; 1     ; Signed Integer                                                                          ;
; SC_BL          ; 1     ; Signed Integer                                                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                             ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                   ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                   ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                   ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_oeo1  ; Untyped                                                                                          ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; dcfifo_oeo1  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Recognition:recognition ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; point_check    ; 00000 ; Unsigned Binary                             ;
; nb0            ; 00001 ; Unsigned Binary                             ;
; nb1            ; 00010 ; Unsigned Binary                             ;
; fat_thin       ; 00011 ; Unsigned Binary                             ;
; fin            ; 11111 ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: calculator:comb_3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 21           ; Untyped                                          ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                          ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                          ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                ;
+------------------------+----------------+---------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                             ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                      ;
+------------------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                ;
+------------------------+----------------+---------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                             ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                      ;
+------------------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 21           ; Untyped                                          ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                          ;
; LPM_WIDTHP                                     ; 25           ; Untyped                                          ;
; LPM_WIDTHR                                     ; 25           ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                            ;
+-------------------------------+-----------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                       ;
; Entity Instance               ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                  ;
;     -- PLL_TYPE               ; AUTO                                                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                            ;
; Entity Instance            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 32                                                                                           ;
;     -- LPM_NUMWORDS        ; 512                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
; Entity Instance            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                   ;
;     -- LPM_WIDTH           ; 32                                                                                           ;
;     -- LPM_NUMWORDS        ; 512                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                          ;
;     -- USE_EAB             ; ON                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                          ;
+---------------------------------------+-----------------------------------------------------------------+
; Name                                  ; Value                                                           ;
+---------------------------------------+-----------------------------------------------------------------+
; Number of entity instances            ; 3                                                               ;
; Entity Instance                       ; calculator:comb_3|lpm_mult:Mult0                                ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 8                                                               ;
;     -- LPM_WIDTHP                     ; 16                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 21                                                              ;
;     -- LPM_WIDTHB                     ; 3                                                               ;
;     -- LPM_WIDTHP                     ; 24                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 21                                                              ;
;     -- LPM_WIDTHB                     ; 4                                                               ;
;     -- LPM_WIDTHP                     ; 25                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
+---------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1"                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1"                                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|sdr_data_path:data_path1"                                                                       ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1"                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7"                                                                                                                                                       ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_DATA[7..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (27 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_ADDR[26..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (27 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_MAX_ADDR[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (27 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_ADDR[26..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (27 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_MAX_ADDR[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_MAX_ADDR[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_MAX_ADDR[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|SEG7_LUT_8:u5" ;
+--------------+-------+----------+-----------------------------+
; Port         ; Type  ; Severity ; Details                     ;
+--------------+-------+----------+-----------------------------+
; iDIG[31..28] ; Input ; Info     ; Stuck at GND                ;
; iDIG[15..12] ; Input ; Info     ; Stuck at GND                ;
; ON_OFF[6..4] ; Input ; Info     ; Stuck at VCC                ;
; ON_OFF[2..0] ; Input ; Info     ; Stuck at VCC                ;
; ON_OFF[7]    ; Input ; Info     ; Stuck at GND                ;
; ON_OFF[3]    ; Input ; Info     ; Stuck at GND                ;
+--------------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4"                                                                                                       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; iPHOTO_NUM ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "iPHOTO_NUM[3..3]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins|adc_spi_controller:u2" ;
+---------+--------+----------+-----------------------------------------+
; Port    ; Type   ; Severity ; Details                                 ;
+---------+--------+----------+-----------------------------------------+
; oADC_CS ; Output ; Info     ; Explicitly unconnected                  ;
+---------+--------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LTM_TOP:ltm_top_ins"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; HEX0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX6 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX7 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 443                         ;
; cycloneiii_ff         ; 1072                        ;
;     CLR               ; 298                         ;
;     CLR SCLR          ; 35                          ;
;     CLR SCLR SLD      ; 48                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 68                          ;
;     ENA CLR           ; 254                         ;
;     ENA CLR SCLR      ; 147                         ;
;     ENA SCLR          ; 41                          ;
;     SCLR              ; 15                          ;
;     SLD               ; 18                          ;
;     plain             ; 147                         ;
; cycloneiii_io_obuf    ; 106                         ;
; cycloneiii_lcell_comb ; 2637                        ;
;     arith             ; 622                         ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 373                         ;
;     normal            ; 2015                        ;
;         0 data inputs ; 51                          ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 584                         ;
;         3 data inputs ; 408                         ;
;         4 data inputs ; 932                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 37.00                       ;
; Average LUT depth     ; 10.93                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Jan 17 14:35:22 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_LTM_EPHOTO -c DE2_115_LTM_EPHOTO
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file recognition.sv
    Info (12023): Found entity 1: Recognition
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_2Port.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_2Port"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/sdram_control_2port.v
    Info (12023): Found entity 1: Sdram_Control_2Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_2port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Warning (10275): Verilog HDL Module Instantiation warning at LTM_TOP.v(199): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at LTM_TOP.v(209): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at LTM_TOP.v(226): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at LTM_TOP.v(65): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LTM_TOP"
Info (12021): Found 1 design units, including 1 entities, in source file ltm_top.v
    Info (12023): Found entity 1: LTM_TOP
Warning (12019): Can't analyze file -- file E:/SVN/DE2_115/trunk/pc/Final_DE2_115_SystemBuilder/CodeGenerated/DE2_115/DE2_115_LTM_EPHOTO/DE2_115_LTM_EPHOTO.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_ltm_ephoto.v
    Info (12023): Found entity 1: DE2_115_LTM_EPHOTO
Info (12021): Found 1 design units, including 1 entities, in source file tumour.sv
    Info (12023): Found entity 1: TUMOUR
Info (12021): Found 1 design units, including 1 entities, in source file int_to_seven.sv
    Info (12023): Found entity 1: INT_TO_SEVEN
Info (12021): Found 1 design units, including 1 entities, in source file calculator.sv
    Info (12023): Found entity 1: calculator
Warning (10236): Verilog HDL Implicit Net warning at LTM_TOP.v(276): created implicit net for "WR_FULL"
Critical Warning (10846): Verilog HDL Instantiation warning at DE2_115_LTM_EPHOTO.v(548): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at DE2_115_LTM_EPHOTO.v(574): instance has no name
Info (12127): Elaborating entity "DE2_115_LTM_EPHOTO" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115_LTM_EPHOTO.v(258) has no driver
Warning (10034): Output port "LEDR" at DE2_115_LTM_EPHOTO.v(259) has no driver
Warning (10034): Output port "VGA_B" at DE2_115_LTM_EPHOTO.v(307) has no driver
Warning (10034): Output port "VGA_G" at DE2_115_LTM_EPHOTO.v(310) has no driver
Warning (10034): Output port "VGA_R" at DE2_115_LTM_EPHOTO.v(312) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_LTM_EPHOTO.v(346) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_LTM_EPHOTO.v(365) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_LTM_EPHOTO.v(377) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_LTM_EPHOTO.v(379) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_LTM_EPHOTO.v(405) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_LTM_EPHOTO.v(255) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115_LTM_EPHOTO.v(281) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_LTM_EPHOTO.v(283) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_LTM_EPHOTO.v(284) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_LTM_EPHOTO.v(285) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_LTM_EPHOTO.v(286) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_LTM_EPHOTO.v(289) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115_LTM_EPHOTO.v(292) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_LTM_EPHOTO.v(301) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115_LTM_EPHOTO.v(308) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115_LTM_EPHOTO.v(309) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115_LTM_EPHOTO.v(311) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115_LTM_EPHOTO.v(313) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115_LTM_EPHOTO.v(314) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115_LTM_EPHOTO.v(320) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115_LTM_EPHOTO.v(322) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_LTM_EPHOTO.v(325) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115_LTM_EPHOTO.v(329) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_LTM_EPHOTO.v(333) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_LTM_EPHOTO.v(336) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_LTM_EPHOTO.v(338) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_LTM_EPHOTO.v(347) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_LTM_EPHOTO.v(348) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_LTM_EPHOTO.v(352) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_LTM_EPHOTO.v(355) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_LTM_EPHOTO.v(357) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_LTM_EPHOTO.v(366) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_LTM_EPHOTO.v(367) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_LTM_EPHOTO.v(373) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_LTM_EPHOTO.v(378) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_LTM_EPHOTO.v(385) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_LTM_EPHOTO.v(386) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115_LTM_EPHOTO.v(387) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_LTM_EPHOTO.v(406) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_LTM_EPHOTO.v(408) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_LTM_EPHOTO.v(409) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_LTM_EPHOTO.v(410) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_LTM_EPHOTO.v(411) has no driver
Info (12128): Elaborating entity "TUMOUR" for hierarchy "TUMOUR:tumour"
Warning (10036): Verilog HDL or VHDL warning at TUMOUR.sv(72): object "result_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TUMOUR.sv(90): object "delta" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at TUMOUR.sv(43): truncated value with size 12 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TUMOUR.sv(45): truncated value with size 15 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at TUMOUR.sv(67): truncated value with size 12 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at TUMOUR.sv(97): truncated value with size 12 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at TUMOUR.sv(98): truncated value with size 15 to match size of target (4)
Info (12128): Elaborating entity "calculator" for hierarchy "calculator:comb_3"
Warning (10230): Verilog HDL assignment warning at calculator.sv(69): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at calculator.sv(70): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at calculator.sv(73): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at calculator.sv(74): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at calculator.sv(77): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at calculator.sv(80): truncated value with size 14 to match size of target (4)
Info (12128): Elaborating entity "INT_TO_SEVEN" for hierarchy "INT_TO_SEVEN:comb_4"
Info (12128): Elaborating entity "LTM_TOP" for hierarchy "LTM_TOP:ltm_top_ins"
Warning (12125): Using design file lcd_spi_cotroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_spi_cotroller
Info (12128): Elaborating entity "lcd_spi_cotroller" for hierarchy "LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1"
Warning (10230): Verilog HDL assignment warning at lcd_spi_cotroller.v(153): truncated value with size 32 to match size of target (6)
Warning (12125): Using design file three_wire_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: three_wire_controller
Info (12128): Elaborating entity "three_wire_controller" for hierarchy "LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0"
Warning (10230): Verilog HDL assignment warning at three_wire_controller.v(90): truncated value with size 32 to match size of target (16)
Warning (10238): Verilog Module Declaration warning at adc_spi_controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "adc_spi_controller"
Warning (12125): Using design file adc_spi_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adc_spi_controller
Info (12128): Elaborating entity "adc_spi_controller" for hierarchy "LTM_TOP:ltm_top_ins|adc_spi_controller:u2"
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(161): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(167): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(178): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(237): truncated value with size 32 to match size of target (1)
Warning (10238): Verilog Module Declaration warning at touch_point_detector.v(53): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "touch_point_detector"
Warning (12125): Using design file touch_point_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: touch_point_detector
Info (12128): Elaborating entity "touch_point_detector" for hierarchy "LTM_TOP:ltm_top_ins|touch_point_detector:u3"
Warning (10230): Verilog HDL assignment warning at touch_point_detector.v(91): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at touch_point_detector.v(95): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at touch_point_detector.v(138): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at touch_point_detector.v(143): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at touch_point_detector.v(145): truncated value with size 32 to match size of target (3)
Warning (10238): Verilog Module Declaration warning at flash_to_sdram_controller.v(59): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "flash_to_sdram_controller"
Warning (12125): Using design file flash_to_sdram_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: flash_to_sdram_controller
Info (12128): Elaborating entity "flash_to_sdram_controller" for hierarchy "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4"
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(111): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(112): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(126): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(149): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(191): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at flash_to_sdram_controller.v(208): truncated value with size 32 to match size of target (19)
Warning (12125): Using design file seg7_lut_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "LTM_TOP:ltm_top_ins|SEG7_LUT_8:u5"
Warning (12125): Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEG7_LUT
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "LTM_TOP:ltm_top_ins|SEG7_LUT_8:u5|SEG7_LUT:u0"
Warning (10238): Verilog Module Declaration warning at lcd_timing_controller.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "lcd_timing_controller"
Warning (12125): Using design file lcd_timing_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_timing_controller
Info (12128): Elaborating entity "lcd_timing_controller" for hierarchy "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6"
Warning (10230): Verilog HDL assignment warning at lcd_timing_controller.v(157): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_timing_controller.v(158): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at lcd_timing_controller.v(159): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at lcd_timing_controller.v(160): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_Control_2Port" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_2Port.v(377): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_2Port.v(420): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_2Port.v(425): truncated value with size 32 to match size of target (27)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_2Port.v(415): inferring latch(es) for variable "rWR_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_2Port.v(415): inferring latch(es) for variable "rRD_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD_MAX_ADDR[0]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[1]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[2]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[3]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[4]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[5]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[6]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[7]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[8]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[9]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[10]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[11]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[12]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[13]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[14]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[15]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[16]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[17]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[18]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[19]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[20]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[21]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[22]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[23]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[24]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[25]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rRD_MAX_ADDR[26]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[0]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[1]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[2]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[3]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[4]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[5]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[6]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[7]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[8]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[9]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[10]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[11]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[12]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[13]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[14]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[15]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[16]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[17]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[18]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[19]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[20]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[21]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[22]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[23]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[24]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[25]" at Sdram_Control_2Port.v(415)
Info (10041): Inferred latch for "rWR_MAX_ADDR[26]" at Sdram_Control_2Port.v(415)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1806"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_12l2.tdf
    Info (12023): Found entity 1: altpll_12l2
Info (12128): Elaborating entity "altpll_12l2" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|altpll_12l2:auto_generated"
Info (12128): Elaborating entity "control_interface" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at command.v(377): truncated value with size 13 to match size of target (12)
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_oeo1.tdf
    Info (12023): Found entity 1: dcfifo_oeo1
Info (12128): Elaborating entity "dcfifo_oeo1" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nf51.tdf
    Info (12023): Found entity 1: altsyncram_nf51
Info (12128): Elaborating entity "altsyncram_nf51" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1"
Warning (12125): Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Reset_Delay
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "LTM_TOP:ltm_top_ins|Reset_Delay:u8"
Warning (10230): Verilog HDL assignment warning at reset_delay.v(22): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "Recognition" for hierarchy "Recognition:recognition"
Warning (10230): Verilog HDL assignment warning at Recognition.sv(141): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Recognition.sv(157): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Recognition.sv(233): truncated value with size 32 to match size of target (4)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[7]"
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:comb_3|Div3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "calculator:comb_3|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:comb_3|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:comb_3|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "calculator:comb_3|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|Mult0"
Info (12130): Elaborated megafunction instantiation "calculator:comb_3|lpm_divide:Div3"
Info (12133): Instantiated megafunction "calculator:comb_3|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "calculator:comb_3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "calculator:comb_3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat
Info (12130): Elaborated megafunction instantiation "calculator:comb_3|lpm_divide:Div2"
Info (12133): Instantiated megafunction "calculator:comb_3|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf
    Info (12023): Found entity 1: alt_u_div_57f
Info (12130): Elaborated megafunction instantiation "calculator:comb_3|lpm_divide:Div1"
Info (12133): Instantiated megafunction "calculator:comb_3|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f
Info (12130): Elaborated megafunction instantiation "calculator:comb_3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "calculator:comb_3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f
Info (12130): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "21"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0"
Info (12133): Instantiated megafunction "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12130): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1"
Info (12133): Instantiated megafunction "LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf
    Info (12023): Found entity 1: alt_u_div_37f
Info (12130): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "21"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|lpm_mult:Mult0"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[10]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[10]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[10]~1"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[11]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[11]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[11]~5"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[12]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[12]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[12]~9"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[13]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[13]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[13]~13"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[14]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[14]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[14]~17"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[15]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[15]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[15]~21"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[16]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[16]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[16]~25"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[17]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[17]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[17]~29"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[18]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[18]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[18]~33"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[19]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[19]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[19]~37"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[20]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[20]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[20]~41"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[21]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[21]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[21]~45"
    Warning (13310): Register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[22]" is converted into an equivalent circuit using register "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[22]~_emulated" and latch "LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[22]~49"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/DE2_115_LTM_EPHOTO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 63 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "LTM_ADC_BUSY"
Info (21057): Implemented 3461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 75 input pins
    Info (21059): Implemented 262 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 2960 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 416 warnings
    Info: Peak virtual memory: 792 megabytes
    Info: Processing ended: Wed Jan 17 14:36:05 2018
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/brandon/Desktop/LTM_v1.4.0_CDROM/Demonstration/DE2_115_LTM_EPHOTO/DE2_115_LTM_EPHOTO.map.smsg.


