
;; Function LL_TIM_DeInit (LL_TIM_DeInit, funcdef_no=632, decl_uid=10974, cgraph_uid=636, symbol_order=640)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 39 count 28 (    1)


LL_TIM_DeInit

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,27u} r13={1d,27u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={12d,12u} r102={1d,27u} r103={1d,26u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={13d,2u} r162={1d,12u,11e} r163={1d,1u} r164={1d,4u} r168={1d,4u} r172={1d,1u} r173={1d,4u} r177={1d,1u} r178={1d,4u} r182={1d,1u} r183={1d,4u} r187={1d,1u} r188={1d,4u} r192={1d,1u} r193={1d,4u} r197={1d,1u} r198={1d,4u} r202={1d,1u} r203={1d,4u} r207={1d,1u} r208={1d,4u} r212={1d,1u} r213={1d,4u} r217={1d,1u} r218={1d,4u} r223={1d,1u} 
;;    total ref usage 379{124d,244u,11e} in 285{285 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d36(102){ }d37(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 162 163 223
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 162 163 223
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 2 )->[3]->( 27 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 161 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 113 114 115 116 161 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 4 )->[5]->( 27 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117 118 119 120 161 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117 118 119 120 161 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 172
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 172
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 6 )->[7]->( 27 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(7){ }u48(13){ }u49(102){ }u50(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 121 122 123 124 161 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 121 122 123 124 161 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 8 )->[9]->( 27 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126 127 128 161 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 125 126 127 128 161 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 10 )->[11]->( 27 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(7){ }u88(13){ }u89(102){ }u90(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 129 130 131 132 161 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 129 130 131 132 161 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 12 )->[13]->( 27 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133 134 135 136 161 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133 134 135 136 161 188
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 192
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 192
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 14 )->[15]->( 27 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 137 138 139 140 161 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 137 138 139 140 161 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u139(7){ }u140(13){ }u141(102){ }u142(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 16 )->[17]->( 27 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141 142 143 144 161 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 141 142 143 144 161 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 16 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 202
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 202
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 18 )->[19]->( 27 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u167(7){ }u168(13){ }u169(102){ }u170(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145 146 147 148 161 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 146 147 148 161 203
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u179(7){ }u180(13){ }u181(102){ }u182(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 207
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 20 )->[21]->( 27 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u187(7){ }u188(13){ }u189(102){ }u190(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 149 150 151 152 161 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 149 150 151 152 161 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 20 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u199(7){ }u200(13){ }u201(102){ }u202(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162

( 22 )->[23]->( 27 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u207(7){ }u208(13){ }u209(102){ }u210(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 153 154 155 156 161 213
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 153 154 155 156 161 213
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 22 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u219(7){ }u220(13){ }u221(102){ }u222(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; lr  def 	 100 [cc] 217
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
;; live  gen 	 100 [cc] 217
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 24 )->[25]->( 27 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u227(7){ }u228(13){ }u229(102){ }u230(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 157 158 159 160 161 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 157 158 159 160 161 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u239(7){ }u240(13){ }u241(102){ }u242(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161

( 23 3 5 7 9 11 13 15 17 19 21 26 25 )->[27]->( 1 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 27 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u250(0){ }u251(7){ }u252(13){ }u253(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 25 to worklist
  Adding insn 405 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 52 to worklist
  Adding insn 407 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 80 to worklist
  Adding insn 409 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 90 to worklist
  Adding insn 87 to worklist
  Adding insn 108 to worklist
  Adding insn 411 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 118 to worklist
  Adding insn 115 to worklist
  Adding insn 136 to worklist
  Adding insn 413 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
  Adding insn 146 to worklist
  Adding insn 143 to worklist
  Adding insn 164 to worklist
  Adding insn 415 to worklist
  Adding insn 184 to worklist
  Adding insn 181 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 192 to worklist
  Adding insn 417 to worklist
  Adding insn 212 to worklist
  Adding insn 209 to worklist
  Adding insn 202 to worklist
  Adding insn 199 to worklist
  Adding insn 220 to worklist
  Adding insn 419 to worklist
  Adding insn 240 to worklist
  Adding insn 237 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 248 to worklist
  Adding insn 421 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 258 to worklist
  Adding insn 255 to worklist
  Adding insn 276 to worklist
  Adding insn 423 to worklist
  Adding insn 296 to worklist
  Adding insn 293 to worklist
  Adding insn 286 to worklist
  Adding insn 283 to worklist
  Adding insn 304 to worklist
  Adding insn 425 to worklist
  Adding insn 324 to worklist
  Adding insn 321 to worklist
  Adding insn 314 to worklist
  Adding insn 311 to worklist
  Adding insn 332 to worklist
  Adding insn 427 to worklist
  Adding insn 352 to worklist
  Adding insn 349 to worklist
  Adding insn 342 to worklist
  Adding insn 339 to worklist
  Adding insn 374 to worklist
Finished finding needed instructions:
processing block 27 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 373 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 4 to worklist
  Adding insn 43 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 5 to worklist
  Adding insn 70 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 6 to worklist
  Adding insn 98 to worklist
  Adding insn 88 to worklist
  Adding insn 86 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 7 to worklist
  Adding insn 126 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 8 to worklist
  Adding insn 154 to worklist
  Adding insn 144 to worklist
  Adding insn 142 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 9 to worklist
  Adding insn 182 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 10 to worklist
  Adding insn 210 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 11 to worklist
  Adding insn 238 to worklist
  Adding insn 228 to worklist
  Adding insn 226 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 12 to worklist
  Adding insn 266 to worklist
  Adding insn 256 to worklist
  Adding insn 254 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 13 to worklist
  Adding insn 294 to worklist
  Adding insn 284 to worklist
  Adding insn 282 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 14 to worklist
  Adding insn 322 to worklist
  Adding insn 312 to worklist
  Adding insn 310 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 15 to worklist
  Adding insn 350 to worklist
  Adding insn 340 to worklist
  Adding insn 338 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 161
  Adding insn 16 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 331 to worklist
  Adding insn 330 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 303 to worklist
  Adding insn 302 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 275 to worklist
  Adding insn 274 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 247 to worklist
  Adding insn 246 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 219 to worklist
  Adding insn 218 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 191 to worklist
  Adding insn 190 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 163 to worklist
  Adding insn 162 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 135 to worklist
  Adding insn 134 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 107 to worklist
  Adding insn 106 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 79 to worklist
  Adding insn 78 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 51 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 162
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 2 to worklist
  Adding insn 404 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 28 n_edges 39 count 28 (    1)

Pass 0 for finding pseudo/allocno costs


  r223 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r218 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:370 VFP_LO_REGS:370 ALL_REGS:370 MEM:225
  r217 costs: LO_REGS:0 HI_REGS:38 CALLER_SAVE_REGS:38 EVEN_REG:38 GENERAL_REGS:38 VFP_D0_D7_REGS:551 VFP_LO_REGS:551 ALL_REGS:551 MEM:285
  r213 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:592 VFP_LO_REGS:592 ALL_REGS:592 MEM:360
  r212 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:812 VFP_LO_REGS:812 ALL_REGS:812 MEM:420
  r208 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:888 VFP_LO_REGS:888 ALL_REGS:888 MEM:540
  r207 costs: LO_REGS:0 HI_REGS:80 CALLER_SAVE_REGS:80 EVEN_REG:80 GENERAL_REGS:80 VFP_D0_D7_REGS:1160 VFP_LO_REGS:1160 ALL_REGS:1160 MEM:600
  r203 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:1258 VFP_LO_REGS:1258 ALL_REGS:1258 MEM:765
  r202 costs: LO_REGS:0 HI_REGS:114 CALLER_SAVE_REGS:114 EVEN_REG:114 GENERAL_REGS:114 VFP_D0_D7_REGS:1653 VFP_LO_REGS:1653 ALL_REGS:1653 MEM:855
  r198 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:1776 VFP_LO_REGS:1776 ALL_REGS:1776 MEM:1080
  r197 costs: LO_REGS:0 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:2378 VFP_LO_REGS:2378 ALL_REGS:2378 MEM:1230
  r193 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:2590 VFP_LO_REGS:2590 ALL_REGS:2590 MEM:1575
  r192 costs: LO_REGS:0 HI_REGS:234 CALLER_SAVE_REGS:234 EVEN_REG:234 GENERAL_REGS:234 VFP_D0_D7_REGS:3393 VFP_LO_REGS:3393 ALL_REGS:3393 MEM:1755
  r188 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:3700 VFP_LO_REGS:3700 ALL_REGS:3700 MEM:2250
  r187 costs: LO_REGS:0 HI_REGS:336 CALLER_SAVE_REGS:336 EVEN_REG:336 GENERAL_REGS:336 VFP_D0_D7_REGS:4872 VFP_LO_REGS:4872 ALL_REGS:4872 MEM:2520
  r183 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:5328 VFP_LO_REGS:5328 ALL_REGS:5328 MEM:3240
  r182 costs: LO_REGS:0 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:6960 VFP_LO_REGS:6960 ALL_REGS:6960 MEM:3600
  r178 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:7548 VFP_LO_REGS:7548 ALL_REGS:7548 MEM:4590
  r177 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:9947 VFP_LO_REGS:9947 ALL_REGS:9947 MEM:5145
  r173 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:10878 VFP_LO_REGS:10878 ALL_REGS:10878 MEM:6615
  r172 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14210 VFP_LO_REGS:14210 ALL_REGS:14210 MEM:7350
  r168 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:15540 VFP_LO_REGS:15540 ALL_REGS:15540 MEM:9450
  r164 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:22200 VFP_LO_REGS:22200 ALL_REGS:22200 MEM:13500
  r163 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:59260 VFP_LO_REGS:59260 ALL_REGS:59260 MEM:33840
  r161 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28930 VFP_LO_REGS:28930 ALL_REGS:28930 MEM:14975
  r160 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r159 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r158 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r157 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r156 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r155 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r154 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r153 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r152 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r151 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r150 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r149 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r148 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r147 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r146 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r145 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r144 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r143 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r142 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r141 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r140 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r139 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r138 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r137 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r136 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r135 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r134 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r133 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r132 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r131 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r130 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r129 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r128 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r127 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r126 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r125 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r124 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r123 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r122 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r121 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r120 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r119 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r118 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r117 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r223: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r223 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r218 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:375 VFP_LO_REGS:375 ALL_REGS:375 MEM:250
  r217 costs: LO_REGS:0 HI_REGS:38 CALLER_SAVE_REGS:38 EVEN_REG:38 GENERAL_REGS:38 VFP_D0_D7_REGS:570 VFP_LO_REGS:570 ALL_REGS:570 MEM:380
  r213 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:600 VFP_LO_REGS:600 ALL_REGS:600 MEM:400
  r212 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r208 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:900 VFP_LO_REGS:900 ALL_REGS:900 MEM:600
  r207 costs: LO_REGS:0 HI_REGS:80 CALLER_SAVE_REGS:80 EVEN_REG:80 GENERAL_REGS:80 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r203 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:1275 VFP_LO_REGS:1275 ALL_REGS:1275 MEM:850
  r202 costs: LO_REGS:0 HI_REGS:114 CALLER_SAVE_REGS:114 EVEN_REG:114 GENERAL_REGS:114 VFP_D0_D7_REGS:1710 VFP_LO_REGS:1710 ALL_REGS:1710 MEM:1140
  r198 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:1800 VFP_LO_REGS:1800 ALL_REGS:1800 MEM:1200
  r197 costs: LO_REGS:0 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:2460 VFP_LO_REGS:2460 ALL_REGS:2460 MEM:1640
  r193 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:2625 VFP_LO_REGS:2625 ALL_REGS:2625 MEM:1750
  r192 costs: LO_REGS:0 HI_REGS:234 CALLER_SAVE_REGS:234 EVEN_REG:234 GENERAL_REGS:234 VFP_D0_D7_REGS:3510 VFP_LO_REGS:3510 ALL_REGS:3510 MEM:2340
  r188 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r187 costs: LO_REGS:0 HI_REGS:336 CALLER_SAVE_REGS:336 EVEN_REG:336 GENERAL_REGS:336 VFP_D0_D7_REGS:5040 VFP_LO_REGS:5040 ALL_REGS:5040 MEM:3360
  r183 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:5400 VFP_LO_REGS:5400 ALL_REGS:5400 MEM:3600
  r182 costs: LO_REGS:0 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:7200 VFP_LO_REGS:7200 ALL_REGS:7200 MEM:4800
  r178 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:7650 VFP_LO_REGS:7650 ALL_REGS:7650 MEM:5100
  r177 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:10290 VFP_LO_REGS:10290 ALL_REGS:10290 MEM:6860
  r173 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:11025 VFP_LO_REGS:11025 ALL_REGS:11025 MEM:7350
  r172 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14700 VFP_LO_REGS:14700 ALL_REGS:14700 MEM:9800
  r168 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:15750 VFP_LO_REGS:15750 ALL_REGS:15750 MEM:10500
  r164 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r163 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:64260 VFP_LO_REGS:64260 ALL_REGS:64260 MEM:42840
  r161 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44925 VFP_LO_REGS:44925 ALL_REGS:29925 MEM:29950
  r160 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r159 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r158 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r157 costs: LO_REGS:0 HI_REGS:10 CALLER_SAVE_REGS:10 EVEN_REG:10 GENERAL_REGS:10 VFP_D0_D7_REGS:150 VFP_LO_REGS:150 ALL_REGS:150 MEM:100
  r156 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r155 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r154 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r153 costs: LO_REGS:0 HI_REGS:16 CALLER_SAVE_REGS:16 EVEN_REG:16 GENERAL_REGS:16 VFP_D0_D7_REGS:240 VFP_LO_REGS:240 ALL_REGS:240 MEM:160
  r152 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r151 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r150 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r149 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r148 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r147 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r146 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r145 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r144 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r143 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r142 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r141 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r140 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r139 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r138 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r137 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r136 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r135 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r134 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r133 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r132 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r131 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r130 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r129 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r128 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r127 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r126 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r125 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r124 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r123 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r122 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r121 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r120 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r119 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r118 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r117 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 404 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 404 r223=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r163=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r162=r223                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  24 cc=cmp(r162,r163)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 pc={(cc!=0)?L48:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 19
;;   new tail = 25

;;   ======================================================
;;   -- basic block 3 from 27 to 405 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 loc 0x800                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 r164=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 r115=[r164+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 r116=r115|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  35 [r164+0x40]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  36 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  38 loc 0x800                               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  42 r113=[r164+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  43 r114=r113&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  45 [r164+0x40]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 405 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 27
;;   new tail = 405

;;   ======================================================
;;   -- basic block 4 from 50 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 cc=cmp(r162,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  52 pc={(cc!=0)?L75:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 50
;;   new tail = 52

;;   ======================================================
;;   -- basic block 5 from 54 to 407 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 r168=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  59 r119=[r168+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  60 r120=r119|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  62 [r168+0x38]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  69 r117=[r168+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  70 r118=r117&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  72 [r168+0x38]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 407 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 54
;;   new tail = 407

;;   ======================================================
;;   -- basic block 6 from 77 to 80 -- before reload
;;   ======================================================

;;	  0--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  78 r172=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  79 cc=cmp(r162,r172)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  80 pc={(cc!=0)?L103:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 77
;;   new tail = 80

;;   ======================================================
;;   -- basic block 7 from 82 to 409 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 r173=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  87 r123=[r173+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  88 r124=r123|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  90 [r173+0x38]=r124                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  93 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  97 r121=[r173+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  98 r122=r121&0xfffffffffffffffd            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 100 [r173+0x38]=r122                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 409 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 82
;;   new tail = 409

;;   ======================================================
;;   -- basic block 8 from 105 to 108 -- before reload
;;   ======================================================

;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 r177=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 cc=cmp(r162,r177)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 108 pc={(cc!=0)?L131:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 105
;;   new tail = 108

;;   ======================================================
;;   -- basic block 9 from 110 to 411 -- before reload
;;   ======================================================

;;	  0--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 r178=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 r127=[r178+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 116 r128=r127|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 118 [r178+0x38]=r128                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 119 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 121 loc 0x4                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 125 r125=[r178+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 126 r126=r125&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 128 [r178+0x38]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 411 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 110
;;   new tail = 411

;;   ======================================================
;;   -- basic block 10 from 133 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 r182=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 135 cc=cmp(r162,r182)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 136 pc={(cc!=0)?L159:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 133
;;   new tail = 136

;;   ======================================================
;;   -- basic block 11 from 138 to 413 -- before reload
;;   ======================================================

;;	  0--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 139 loc 0x8                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 142 r183=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 143 r131=[r183+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 144 r132=r131|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 146 [r183+0x38]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 147 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 149 loc 0x8                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 153 r129=[r183+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 154 r130=r129&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 156 [r183+0x38]=r130                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 413 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 138
;;   new tail = 413

;;   ======================================================
;;   -- basic block 12 from 161 to 164 -- before reload
;;   ======================================================

;;	  0--> b  0: i 161 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 162 r187=0x40001000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 163 cc=cmp(r162,r187)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 164 pc={(cc!=0)?L187:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 161
;;   new tail = 164

;;   ======================================================
;;   -- basic block 13 from 166 to 415 -- before reload
;;   ======================================================

;;	  0--> b  0: i 166 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 loc 0x10                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 r188=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 171 r135=[r188+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 172 r136=r135|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 174 [r188+0x38]=r136                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 175 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 177 loc 0x10                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 181 r133=[r188+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 182 r134=r133&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 184 [r188+0x38]=r134                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 415 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 166
;;   new tail = 415

;;   ======================================================
;;   -- basic block 14 from 189 to 192 -- before reload
;;   ======================================================

;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r192=0x40001400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 191 cc=cmp(r162,r192)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 192 pc={(cc!=0)?L215:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 189
;;   new tail = 192

;;   ======================================================
;;   -- basic block 15 from 194 to 417 -- before reload
;;   ======================================================

;;	  0--> b  0: i 194 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 195 loc 0x20                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 197 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 r193=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 r139=[r193+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 200 r140=r139|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 202 [r193+0x38]=r140                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 203 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 205 loc 0x20                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 206 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 209 r137=[r193+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 210 r138=r137&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 212 [r193+0x38]=r138                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 417 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 194
;;   new tail = 417

;;   ======================================================
;;   -- basic block 16 from 217 to 220 -- before reload
;;   ======================================================

;;	  0--> b  0: i 217 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 218 r197=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 219 cc=cmp(r162,r197)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 220 pc={(cc!=0)?L243:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 217
;;   new tail = 220

;;   ======================================================
;;   -- basic block 17 from 222 to 419 -- before reload
;;   ======================================================

;;	  0--> b  0: i 222 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 223 loc 0x2000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 226 r198=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 227 r143=[r198+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 228 r144=r143|0x2000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 230 [r198+0x40]=r144                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 231 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 232 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 233 loc 0x2000                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 235 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 237 r141=[r198+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 238 r142=r141&0xffffffffffffdfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 240 [r198+0x40]=r142                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 419 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 222
;;   new tail = 419

;;   ======================================================
;;   -- basic block 18 from 245 to 248 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 246 r202=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 247 cc=cmp(r162,r202)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 248 pc={(cc!=0)?L271:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 245
;;   new tail = 248

;;   ======================================================
;;   -- basic block 19 from 250 to 421 -- before reload
;;   ======================================================

;;	  0--> b  0: i 250 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 251 loc 0x10000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 252 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 r203=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  12 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 255 r147=[r203+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 256 r148=r147|0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 258 [r203+0x40]=r148                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 259 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 260 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 261 loc 0x10000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 265 r145=[r203+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 266 r146=r145&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 268 [r203+0x40]=r146                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 421 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 250
;;   new tail = 421

;;   ======================================================
;;   -- basic block 20 from 273 to 276 -- before reload
;;   ======================================================

;;	  0--> b  0: i 273 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 r207=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 275 cc=cmp(r162,r207)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 276 pc={(cc!=0)?L299:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 273
;;   new tail = 276

;;   ======================================================
;;   -- basic block 21 from 278 to 423 -- before reload
;;   ======================================================

;;	  0--> b  0: i 278 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 loc 0x20000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 280 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 281 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 282 r208=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 283 r151=[r208+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 284 r152=r151|0x20000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 286 [r208+0x40]=r152                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 287 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 288 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 289 loc 0x20000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 291 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 293 r149=[r208+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 294 r150=r149&0xfffffffffffdffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 296 [r208+0x40]=r150                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 423 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 278
;;   new tail = 423

;;   ======================================================
;;   -- basic block 22 from 301 to 304 -- before reload
;;   ======================================================

;;	  0--> b  0: i 301 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 302 r212=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 303 cc=cmp(r162,r212)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 304 pc={(cc!=0)?L327:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 301
;;   new tail = 304

;;   ======================================================
;;   -- basic block 23 from 306 to 425 -- before reload
;;   ======================================================

;;	  0--> b  0: i 306 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 307 loc 0x40000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 308 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 309 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 310 r213=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 311 r155=[r213+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 312 r156=r155|0x40000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 314 [r213+0x40]=r156                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 315 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 316 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 317 loc 0x40000                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 318 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 319 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 321 r153=[r213+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 322 r154=r153&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 324 [r213+0x40]=r154                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 425 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 306
;;   new tail = 425

;;   ======================================================
;;   -- basic block 24 from 329 to 332 -- before reload
;;   ======================================================

;;	  0--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 330 r217=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 331 cc=cmp(r162,r217)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 332 pc={(cc!=0)?L379:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 329
;;   new tail = 332

;;   ======================================================
;;   -- basic block 25 from 334 to 427 -- before reload
;;   ======================================================

;;	  0--> b  0: i 334 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 335 loc 0x100000                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 336 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 337 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 338 r218=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 339 r159=[r218+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 340 r160=r159|0x100000                      :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 342 [r218+0x40]=r160                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 343 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 344 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 345 loc 0x100000                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 346 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 347 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 349 r157=[r218+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 350 r158=r157&0xffffffffffefffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 352 [r218+0x40]=r158                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 427 pc=L353                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 334
;;   new tail = 427

;;   ======================================================
;;   -- basic block 26 from 16 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 r161=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 16
;;   new tail = 16

;;   ======================================================
;;   -- basic block 27 from 355 to 374 -- before reload
;;   ======================================================

;;	  0--> b  0: i 355 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 356 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 357 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 358 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 359 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 360 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 361 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 362 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 363 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 364 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 365 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 366 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 367 loc r161#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 368 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 373 r0=r161                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 374 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 355
;;   new tail = 374


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,27u} r13={1d,27u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={12d,12u} r102={1d,27u} r103={1d,26u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={13d,2u} r162={1d,12u,11e} r163={1d,1u} r164={1d,4u} r168={1d,4u} r172={1d,1u} r173={1d,4u} r177={1d,1u} r178={1d,4u} r182={1d,1u} r183={1d,4u} r187={1d,1u} r188={1d,4u} r192={1d,1u} r193={1d,4u} r197={1d,1u} r198={1d,4u} r202={1d,1u} r203={1d,4u} r207={1d,1u} r208={1d,4u} r212={1d,1u} r213={1d,4u} r217={1d,1u} r218={1d,4u} r223={1d,1u} 
;;    total ref usage 379{124d,244u,11e} in 285{285 regular + 0 call} insns.
(note 1 0 17 NOTE_INSN_DELETED)
(note 17 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 17 19 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 19 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:3 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":235:3 -1
     (nil))
(debug_insn 22 21 404 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":237:3 -1
     (nil))
(insn 404 22 23 2 (set (reg:SI 223)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":231:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 23 404 2 2 (set (reg:SI 163)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":237:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 23 24 2 (set (reg/v/f:SI 162 [ TIMx ])
        (reg:SI 223)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":231:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(insn 24 2 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":237:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":237:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 48)
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":239:5 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI Periphs (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":239:5 -1
     (nil))
(debug_insn 29 28 30 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 31 30 4 3 (set (reg/f:SI 164)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 31 32 3 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 4 33 3 (set (reg:SI 115 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 35 3 (set (reg:SI 116 [ _8 ])
        (ior:SI (reg:SI 115 [ _7 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _7 ])
        (nil)))
(insn 35 33 36 3 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 116 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _8 ])
        (nil)))
(debug_insn 36 35 37 3 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":239:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":240:5 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:SI Periphs (const_int 2048 [0x800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":240:5 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 40 39 42 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 42 40 43 3 (set (reg:SI 113 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 45 3 (set (reg:SI 114 [ _6 ])
        (and:SI (reg:SI 113 [ _5 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _5 ])
        (nil)))
(insn 45 43 405 3 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 114 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 114 [ _6 ])
            (nil))))
(jump_insn 405 45 406 3 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 406 405 48)
(code_label 48 406 49 4 2 (nil) [1 uses])
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":242:8 -1
     (nil))
(insn 51 50 52 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":242:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 52 51 53 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":242:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 75)
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":244:5 -1
     (nil))
(debug_insn 55 54 56 5 (var_location:SI Periphs (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":244:5 -1
     (nil))
(debug_insn 56 55 57 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 58 57 5 5 (set (reg/f:SI 168)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 58 59 5 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 5 60 5 (set (reg:SI 119 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 168)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 62 5 (set (reg:SI 120 [ _12 ])
        (ior:SI (reg:SI 119 [ _11 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _11 ])
        (nil)))
(insn 62 60 63 5 (set (mem/v:SI (plus:SI (reg/f:SI 168)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 120 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _12 ])
        (nil)))
(debug_insn 63 62 64 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":244:5 -1
     (nil))
(debug_insn 64 63 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":245:5 -1
     (nil))
(debug_insn 65 64 66 5 (var_location:SI Periphs (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":245:5 -1
     (nil))
(debug_insn 66 65 67 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 67 66 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 69 67 70 5 (set (reg:SI 117 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 168)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 72 5 (set (reg:SI 118 [ _10 ])
        (and:SI (reg:SI 117 [ _9 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _9 ])
        (nil)))
(insn 72 70 407 5 (set (mem/v:SI (plus:SI (reg/f:SI 168)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 118 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_DEAD (reg:SI 118 [ _10 ])
            (nil))))
(jump_insn 407 72 408 5 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 408 407 75)
(code_label 75 408 76 6 4 (nil) [1 uses])
(note 76 75 77 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 77 76 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":247:8 -1
     (nil))
(insn 78 77 79 6 (set (reg:SI 172)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":247:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 80 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 172))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":247:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 80 79 81 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":247:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 103)
(note 81 80 82 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 82 81 83 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":249:5 -1
     (nil))
(debug_insn 83 82 84 7 (var_location:SI Periphs (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":249:5 -1
     (nil))
(debug_insn 84 83 85 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 85 84 86 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 86 85 6 7 (set (reg/f:SI 173)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 86 87 7 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 6 88 7 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 90 7 (set (reg:SI 124 [ _16 ])
        (ior:SI (reg:SI 123 [ _15 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 90 88 91 7 (set (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 124 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _16 ])
        (nil)))
(debug_insn 91 90 92 7 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":249:5 -1
     (nil))
(debug_insn 92 91 93 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":250:5 -1
     (nil))
(debug_insn 93 92 94 7 (var_location:SI Periphs (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":250:5 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 95 94 97 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 97 95 98 7 (set (reg:SI 121 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 100 7 (set (reg:SI 122 [ _14 ])
        (and:SI (reg:SI 121 [ _13 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(insn 100 98 409 7 (set (mem/v:SI (plus:SI (reg/f:SI 173)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 173)
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (nil))))
(jump_insn 409 100 410 7 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 410 409 103)
(code_label 103 410 104 8 5 (nil) [1 uses])
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":252:8 -1
     (nil))
(insn 106 105 107 8 (set (reg:SI 177)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":252:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":252:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 108 107 109 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":252:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 131)
(note 109 108 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 110 109 111 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":254:5 -1
     (nil))
(debug_insn 111 110 112 9 (var_location:SI Periphs (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":254:5 -1
     (nil))
(debug_insn 112 111 113 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 113 112 114 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 114 113 7 9 (set (reg/f:SI 178)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 114 115 9 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 7 116 9 (set (reg:SI 127 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 118 9 (set (reg:SI 128 [ _20 ])
        (ior:SI (reg:SI 127 [ _19 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _19 ])
        (nil)))
(insn 118 116 119 9 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 128 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _20 ])
        (nil)))
(debug_insn 119 118 120 9 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":254:5 -1
     (nil))
(debug_insn 120 119 121 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":255:5 -1
     (nil))
(debug_insn 121 120 122 9 (var_location:SI Periphs (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":255:5 -1
     (nil))
(debug_insn 122 121 123 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 123 122 125 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 125 123 126 9 (set (reg:SI 125 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 128 9 (set (reg:SI 126 [ _18 ])
        (and:SI (reg:SI 125 [ _17 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
        (nil)))
(insn 128 126 411 9 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(jump_insn 411 128 412 9 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 412 411 131)
(code_label 131 412 132 10 6 (nil) [1 uses])
(note 132 131 133 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 133 132 134 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":258:8 -1
     (nil))
(insn 134 133 135 10 (set (reg:SI 182)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":258:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 135 134 136 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 182))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":258:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 136 135 137 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 159)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":258:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 159)
(note 137 136 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 138 137 139 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":260:5 -1
     (nil))
(debug_insn 139 138 140 11 (var_location:SI Periphs (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":260:5 -1
     (nil))
(debug_insn 140 139 141 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 141 140 142 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 142 141 8 11 (set (reg/f:SI 183)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 142 143 11 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 8 144 11 (set (reg:SI 131 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 183)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 146 11 (set (reg:SI 132 [ _24 ])
        (ior:SI (reg:SI 131 [ _23 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 146 144 147 11 (set (mem/v:SI (plus:SI (reg/f:SI 183)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 132 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _24 ])
        (nil)))
(debug_insn 147 146 148 11 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":260:5 -1
     (nil))
(debug_insn 148 147 149 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":261:5 -1
     (nil))
(debug_insn 149 148 150 11 (var_location:SI Periphs (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":261:5 -1
     (nil))
(debug_insn 150 149 151 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 151 150 153 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 153 151 154 11 (set (reg:SI 129 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 183)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 154 153 156 11 (set (reg:SI 130 [ _22 ])
        (and:SI (reg:SI 129 [ _21 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _21 ])
        (nil)))
(insn 156 154 413 11 (set (mem/v:SI (plus:SI (reg/f:SI 183)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 130 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_DEAD (reg:SI 130 [ _22 ])
            (nil))))
(jump_insn 413 156 414 11 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 414 413 159)
(code_label 159 414 160 12 7 (nil) [1 uses])
(note 160 159 161 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 161 160 162 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":264:8 -1
     (nil))
(insn 162 161 163 12 (set (reg:SI 187)
        (const_int 1073745920 [0x40001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":264:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 163 162 164 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":264:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073745920 [0x40001000]))
            (nil))))
(jump_insn 164 163 165 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 187)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":264:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 187)
(note 165 164 166 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 166 165 167 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":266:5 -1
     (nil))
(debug_insn 167 166 168 13 (var_location:SI Periphs (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":266:5 -1
     (nil))
(debug_insn 168 167 169 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 169 168 170 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 170 169 9 13 (set (reg/f:SI 188)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 170 171 13 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 9 172 13 (set (reg:SI 135 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 188)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 174 13 (set (reg:SI 136 [ _28 ])
        (ior:SI (reg:SI 135 [ _27 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _27 ])
        (nil)))
(insn 174 172 175 13 (set (mem/v:SI (plus:SI (reg/f:SI 188)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 136 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _28 ])
        (nil)))
(debug_insn 175 174 176 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":266:5 -1
     (nil))
(debug_insn 176 175 177 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":267:5 -1
     (nil))
(debug_insn 177 176 178 13 (var_location:SI Periphs (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":267:5 -1
     (nil))
(debug_insn 178 177 179 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 179 178 181 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 181 179 182 13 (set (reg:SI 133 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 188)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 184 13 (set (reg:SI 134 [ _26 ])
        (and:SI (reg:SI 133 [ _25 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _25 ])
        (nil)))
(insn 184 182 415 13 (set (mem/v:SI (plus:SI (reg/f:SI 188)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 134 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 188)
        (expr_list:REG_DEAD (reg:SI 134 [ _26 ])
            (nil))))
(jump_insn 415 184 416 13 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 416 415 187)
(code_label 187 416 188 14 8 (nil) [1 uses])
(note 188 187 189 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 189 188 190 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":269:8 -1
     (nil))
(insn 190 189 191 14 (set (reg:SI 192)
        (const_int 1073746944 [0x40001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":269:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 192))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":269:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073746944 [0x40001400]))
            (nil))))
(jump_insn 192 191 193 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 215)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":269:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 215)
(note 193 192 194 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":271:5 -1
     (nil))
(debug_insn 195 194 196 15 (var_location:SI Periphs (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":271:5 -1
     (nil))
(debug_insn 196 195 197 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1139:22 -1
     (nil))
(debug_insn 197 196 198 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 -1
     (nil))
(insn 198 197 10 15 (set (reg/f:SI 193)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 198 199 15 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 10 200 15 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 193)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 199 202 15 (set (reg:SI 140 [ _32 ])
        (ior:SI (reg:SI 139 [ _31 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
        (nil)))
(insn 202 200 203 15 (set (mem/v:SI (plus:SI (reg/f:SI 193)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 140 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1141:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _32 ])
        (nil)))
(debug_insn 203 202 204 15 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":271:5 -1
     (nil))
(debug_insn 204 203 205 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":272:5 -1
     (nil))
(debug_insn 205 204 206 15 (var_location:SI Periphs (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":272:5 -1
     (nil))
(debug_insn 206 205 207 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1209:22 -1
     (nil))
(debug_insn 207 206 209 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 -1
     (nil))
(insn 209 207 210 15 (set (reg:SI 137 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 193)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 212 15 (set (reg:SI 138 [ _30 ])
        (and:SI (reg:SI 137 [ _29 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _29 ])
        (nil)))
(insn 212 210 417 15 (set (mem/v:SI (plus:SI (reg/f:SI 193)
                (const_int 56 [0x38])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1RSTR1+0 S4 A64])
        (reg:SI 138 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1211:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 193)
        (expr_list:REG_DEAD (reg:SI 138 [ _30 ])
            (nil))))
(jump_insn 417 212 418 15 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1212:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 418 417 215)
(code_label 215 418 216 16 9 (nil) [1 uses])
(note 216 215 217 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":274:8 -1
     (nil))
(insn 218 217 219 16 (set (reg:SI 197)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":274:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 219 218 220 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":274:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 220 219 221 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":274:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 243)
(note 221 220 222 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 222 221 223 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":276:5 -1
     (nil))
(debug_insn 223 222 224 17 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":276:5 -1
     (nil))
(debug_insn 224 223 225 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 225 224 226 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 226 225 11 17 (set (reg/f:SI 198)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 226 227 17 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 11 228 17 (set (reg:SI 143 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 198)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 230 17 (set (reg:SI 144 [ _36 ])
        (ior:SI (reg:SI 143 [ _35 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _35 ])
        (nil)))
(insn 230 228 231 17 (set (mem/v:SI (plus:SI (reg/f:SI 198)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 144 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ _36 ])
        (nil)))
(debug_insn 231 230 232 17 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":276:5 -1
     (nil))
(debug_insn 232 231 233 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":277:5 -1
     (nil))
(debug_insn 233 232 234 17 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":277:5 -1
     (nil))
(debug_insn 234 233 235 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 235 234 237 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 237 235 238 17 (set (reg:SI 141 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 198)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 238 237 240 17 (set (reg:SI 142 [ _34 ])
        (and:SI (reg:SI 141 [ _33 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _33 ])
        (nil)))
(insn 240 238 419 17 (set (mem/v:SI (plus:SI (reg/f:SI 198)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 142 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 198)
        (expr_list:REG_DEAD (reg:SI 142 [ _34 ])
            (nil))))
(jump_insn 419 240 420 17 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 420 419 243)
(code_label 243 420 244 18 10 (nil) [1 uses])
(note 244 243 245 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 245 244 246 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":279:8 -1
     (nil))
(insn 246 245 247 18 (set (reg:SI 202)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":279:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 246 248 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 202))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":279:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 248 247 249 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 271)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":279:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 271)
(note 249 248 250 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":281:5 -1
     (nil))
(debug_insn 251 250 252 19 (var_location:SI Periphs (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":281:5 -1
     (nil))
(debug_insn 252 251 253 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 253 252 254 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 254 253 12 19 (set (reg/f:SI 203)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 254 255 19 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 12 256 19 (set (reg:SI 147 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 203)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 256 255 258 19 (set (reg:SI 148 [ _40 ])
        (ior:SI (reg:SI 147 [ _39 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _39 ])
        (nil)))
(insn 258 256 259 19 (set (mem/v:SI (plus:SI (reg/f:SI 203)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 148 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _40 ])
        (nil)))
(debug_insn 259 258 260 19 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":281:5 -1
     (nil))
(debug_insn 260 259 261 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":282:5 -1
     (nil))
(debug_insn 261 260 262 19 (var_location:SI Periphs (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":282:5 -1
     (nil))
(debug_insn 262 261 263 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 263 262 265 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 265 263 266 19 (set (reg:SI 145 [ _37 ])
        (mem/v:SI (plus:SI (reg/f:SI 203)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 268 19 (set (reg:SI 146 [ _38 ])
        (and:SI (reg:SI 145 [ _37 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _37 ])
        (nil)))
(insn 268 266 421 19 (set (mem/v:SI (plus:SI (reg/f:SI 203)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 146 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 203)
        (expr_list:REG_DEAD (reg:SI 146 [ _38 ])
            (nil))))
(jump_insn 421 268 422 19 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 422 421 271)
(code_label 271 422 272 20 11 (nil) [1 uses])
(note 272 271 273 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":284:8 -1
     (nil))
(insn 274 273 275 20 (set (reg:SI 207)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":284:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 275 274 276 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 207))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":284:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 276 275 277 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 299)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":284:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 299)
(note 277 276 278 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 278 277 279 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":286:5 -1
     (nil))
(debug_insn 279 278 280 21 (var_location:SI Periphs (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":286:5 -1
     (nil))
(debug_insn 280 279 281 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 281 280 282 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 282 281 13 21 (set (reg/f:SI 208)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 282 283 21 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 283 13 284 21 (set (reg:SI 151 [ _43 ])
        (mem/v:SI (plus:SI (reg/f:SI 208)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 284 283 286 21 (set (reg:SI 152 [ _44 ])
        (ior:SI (reg:SI 151 [ _43 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _43 ])
        (nil)))
(insn 286 284 287 21 (set (mem/v:SI (plus:SI (reg/f:SI 208)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 152 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _44 ])
        (nil)))
(debug_insn 287 286 288 21 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":286:5 -1
     (nil))
(debug_insn 288 287 289 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":287:5 -1
     (nil))
(debug_insn 289 288 290 21 (var_location:SI Periphs (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":287:5 -1
     (nil))
(debug_insn 290 289 291 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 291 290 293 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 293 291 294 21 (set (reg:SI 149 [ _41 ])
        (mem/v:SI (plus:SI (reg/f:SI 208)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 294 293 296 21 (set (reg:SI 150 [ _42 ])
        (and:SI (reg:SI 149 [ _41 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _41 ])
        (nil)))
(insn 296 294 423 21 (set (mem/v:SI (plus:SI (reg/f:SI 208)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 150 [ _42 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 208)
        (expr_list:REG_DEAD (reg:SI 150 [ _42 ])
            (nil))))
(jump_insn 423 296 424 21 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 424 423 299)
(code_label 299 424 300 22 12 (nil) [1 uses])
(note 300 299 301 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 301 300 302 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":289:8 -1
     (nil))
(insn 302 301 303 22 (set (reg:SI 212)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":289:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 302 304 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 212))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":289:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 304 303 305 22 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 327)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":289:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 327)
(note 305 304 306 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 306 305 307 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":291:5 -1
     (nil))
(debug_insn 307 306 308 23 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":291:5 -1
     (nil))
(debug_insn 308 307 309 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 309 308 310 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 310 309 14 23 (set (reg/f:SI 213)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 310 311 23 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 311 14 312 23 (set (reg:SI 155 [ _47 ])
        (mem/v:SI (plus:SI (reg/f:SI 213)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 311 314 23 (set (reg:SI 156 [ _48 ])
        (ior:SI (reg:SI 155 [ _47 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ _47 ])
        (nil)))
(insn 314 312 315 23 (set (mem/v:SI (plus:SI (reg/f:SI 213)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 156 [ _48 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _48 ])
        (nil)))
(debug_insn 315 314 316 23 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":291:5 -1
     (nil))
(debug_insn 316 315 317 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":292:5 -1
     (nil))
(debug_insn 317 316 318 23 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":292:5 -1
     (nil))
(debug_insn 318 317 319 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 319 318 321 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 321 319 322 23 (set (reg:SI 153 [ _45 ])
        (mem/v:SI (plus:SI (reg/f:SI 213)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 322 321 324 23 (set (reg:SI 154 [ _46 ])
        (and:SI (reg:SI 153 [ _45 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ _45 ])
        (nil)))
(insn 324 322 425 23 (set (mem/v:SI (plus:SI (reg/f:SI 213)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 154 [ _46 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 213)
        (expr_list:REG_DEAD (reg:SI 154 [ _46 ])
            (nil))))
(jump_insn 425 324 426 23 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 426 425 327)
(code_label 327 426 328 24 13 (nil) [1 uses])
(note 328 327 329 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":295:8 -1
     (nil))
(insn 330 329 331 24 (set (reg:SI 217)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":295:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 330 332 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 162 [ TIMx ])
            (reg:SI 217))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":295:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg/v/f:SI 162 [ TIMx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 162 [ TIMx ])
                    (const_int 1073827840 [0x40015000]))
                (nil)))))
(jump_insn 332 331 333 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 379)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":295:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 379)
(note 333 332 334 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 334 333 335 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":297:5 -1
     (nil))
(debug_insn 335 334 336 25 (var_location:SI Periphs (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":297:5 -1
     (nil))
(debug_insn 336 335 337 25 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1539:22 -1
     (nil))
(debug_insn 337 336 338 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 -1
     (nil))
(insn 338 337 15 25 (set (reg/f:SI 218)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 338 339 25 (set (reg/v:SI 161 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":232:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 339 15 340 25 (set (reg:SI 159 [ _51 ])
        (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 340 339 342 25 (set (reg:SI 160 [ _52 ])
        (ior:SI (reg:SI 159 [ _51 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _51 ])
        (nil)))
(insn 342 340 343 25 (set (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 160 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1541:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ _52 ])
        (nil)))
(debug_insn 343 342 344 25 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":297:5 -1
     (nil))
(debug_insn 344 343 345 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":298:5 -1
     (nil))
(debug_insn 345 344 346 25 (var_location:SI Periphs (const_int 1048576 [0x100000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":298:5 -1
     (nil))
(debug_insn 346 345 347 25 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1575:22 -1
     (nil))
(debug_insn 347 346 349 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 -1
     (nil))
(insn 349 347 350 25 (set (reg:SI 157 [ _49 ])
        (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 349 352 25 (set (reg:SI 158 [ _50 ])
        (and:SI (reg:SI 157 [ _49 ])
            (const_int -1048577 [0xffffffffffefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _49 ])
        (nil)))
(insn 352 350 427 25 (set (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 64 [0x40])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2RSTR+0 S4 A64])
        (reg:SI 158 [ _50 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1577:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_DEAD (reg:SI 158 [ _50 ])
            (nil))))
(jump_insn 427 352 428 25 (set (pc)
        (label_ref 353)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":1578:1 284 {*arm_jump}
     (nil)
 -> 353)
(barrier 428 427 379)
(code_label 379 428 378 26 14 (nil) [1 uses])
(note 378 379 16 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 16 378 353 26 (set (reg/v:SI 161 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":303:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 353 16 354 27 3 (nil) [12 uses])
(note 354 353 355 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 356 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":298:5 -1
     (nil))
(debug_insn 356 355 357 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":292:5 -1
     (nil))
(debug_insn 357 356 358 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":287:5 -1
     (nil))
(debug_insn 358 357 359 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":282:5 -1
     (nil))
(debug_insn 359 358 360 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":277:5 -1
     (nil))
(debug_insn 360 359 361 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":272:5 -1
     (nil))
(debug_insn 361 360 362 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":267:5 -1
     (nil))
(debug_insn 362 361 363 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":261:5 -1
     (nil))
(debug_insn 363 362 364 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":255:5 -1
     (nil))
(debug_insn 364 363 365 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":250:5 -1
     (nil))
(debug_insn 365 364 366 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":245:5 -1
     (nil))
(debug_insn 366 365 367 27 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":240:5 -1
     (nil))
(debug_insn 367 366 368 27 (var_location:QI result (subreg:QI (reg/v:SI 161 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 368 367 373 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":306:3 -1
     (nil))
(insn 373 368 374 27 (set (reg/i:SI 0 r0)
        (reg/v:SI 161 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":307:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 161 [ <retval> ])
        (nil)))
(insn 374 373 452 27 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":307:1 -1
     (nil))
(note 452 374 0 NOTE_INSN_DELETED)

;; Function LL_TIM_StructInit (LL_TIM_StructInit, funcdef_no=633, decl_uid=10976, cgraph_uid=637, symbol_order=641)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r115 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:85000 VFP_LO_REGS:85000 ALL_REGS:85000 MEM:51000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000

;;   ======================================================
;;   -- basic block 2 from 24 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r120=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r120                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r115=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  14 r117=0xffffffffffffffff                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 [r113]=r115#0                           :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 [r113+0x4]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 [r113+0x8]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  21 [r113+0x10]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 6
;;   new tail = 21


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,5u} r115={1d,4u} r117={1d,1u} r120={1d,1u} 
;;    total ref usage 48{29d,19u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":318:3 -1
     (nil))
(insn 24 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ TIM_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":316:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIM_InitStruct ])
        (nil)))
(insn 2 24 7 2 (set (reg/v/f:SI 113 [ TIM_InitStruct ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":316:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 7 2 14 2 (set (reg:SI 115)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":318:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 7 9 2 (set (reg:SI 117)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":320:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 14 10 2 (set (mem:HI (reg/v/f:SI 113 [ TIM_InitStruct ]) [6 TIM_InitStruct_2(D)->Prescaler+0 S2 A32])
        (subreg:HI (reg:SI 115) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":318:37 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 10 9 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":319:3 -1
     (nil))
(insn 12 10 13 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_2(D)->CounterMode+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":319:37 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":320:3 -1
     (nil))
(insn 15 13 16 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_2(D)->Autoreload+0 S4 A32])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":320:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(debug_insn 16 15 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":321:3 -1
     (nil))
(insn 18 16 19 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_2(D)->ClockDivision+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":321:37 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 19 18 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":322:3 -1
     (nil))
(insn 21 19 25 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_InitStruct_2(D)->RepetitionCounter+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":322:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ TIM_InitStruct ])
            (nil))))
(note 25 21 0 NOTE_INSN_DELETED)

;; Function LL_TIM_Init (LL_TIM_Init, funcdef_no=634, decl_uid=10979, cgraph_uid=638, symbol_order=642)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 30 n_edges 40 count 30 (    1)


LL_TIM_Init

Dataflow summary:
def_info->table_size = 111, use_info->table_size = 334
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,29u} r13={1d,29u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,29u} r103={1d,28u} r114={1d,2u} r115={1d,2u} r117={1d,1u} r118={1d,2u} r120={1d,1u} r121={2d,17u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,2u} r129={1d,2u} r130={1d,1u} r132={1d,2u} r135={1d,2u} r139={1d,2u} r140={1d,2u} r141={1d,1u} r143={1d,2u} r144={1d,2u} r146={1d,2u} r147={1d,2u} r148={1d,2u} r149={1d,2u} r150={1d,1u} r151={1d,2u} r153={1d,2u} r154={1d,2u} r155={1d,2u} r156={1d,2u} r158={1d,2u} r159={4d,9u} r160={1d,1u} r162={1d,2u} r163={1d,2u} r165={1d,2u} r166={1d,3u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r180={1d,45u,10e} r181={1d,34u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r199={1d,1u} r203={1d,1u} r207={1d,1u} r211={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} 
;;    total ref usage 453{113d,330u,10e} in 367{367 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d35(102){ }d36(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 180 181 182 227 228
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 121 180 181 182 227 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 2 )->[3]->( 26 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 3 )->[4]->( 27 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 183
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 183
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 4 )->[5]->( 24 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 184
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 184
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 5 )->[6]->( 25 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 6 )->[7]->( 23 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 7 )->[8]->( 28 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 8 28 )->[9]->( 20 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(7){ }u59(13){ }u60(102){ }u61(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 188
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 9 )->[10]->( 18 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 10 )->[11]->( 21 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 11 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 100 [cc] 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 100 [cc] 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 12 )->[13]->( 19 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	

( 17 19 21 20 18 23 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  gen 	 118
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 14 16 22 )->[15]->( 29 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  gen 	 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[16]->( 15 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 151 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 151 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 2 )->[17]->( 14 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 120 143 144 146 148 193 194 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 120 143 144 146 148 193 194 195
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181

( 10 )->[18]->( 14 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u151(7){ }u152(13){ }u153(102){ }u154(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 122 150 154 155 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 122 150 154 155 199
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181

( 13 )->[19]->( 14 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 139 140 141 149 203
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 139 140 141 149 203
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181

( 9 )->[20]->( 14 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u189(7){ }u190(13){ }u191(102){ }u192(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 128 129 130 132 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 128 129 130 132 207
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181

( 11 )->[21]->( 14 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u208(7){ }u209(13){ }u210(102){ }u211(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 126 147 156 158 211
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 126 147 156 158 211
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181

( 26 25 24 27 )->[22]->( 15 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u227(7){ }u228(13){ }u229(102){ }u230(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; lr  def 	 160 162 163 165 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; live  gen 	 160 162 163 165 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 7 )->[23]->( 14 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u248(7){ }u249(13){ }u250(102){ }u251(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  def 	 114 115 117 135 166 216 217 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 114 115 117 135 166 216 217 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181

( 5 )->[24]->( 22 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u275(7){ }u276(13){ }u277(102){ }u278(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 181
;; lr  def 	 159 169 222
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 159 169 222
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181

( 6 )->[25]->( 22 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u285(7){ }u286(13){ }u287(102){ }u288(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 181
;; lr  def 	 159 171 223
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 159 171 223
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181

( 3 )->[26]->( 22 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u295(7){ }u296(13){ }u297(102){ }u298(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 181
;; lr  def 	 159 173 224
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 159 173 224
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181

( 4 )->[27]->( 22 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u305(7){ }u306(13){ }u307(102){ }u308(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 181
;; lr  def 	 159 175 225
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 159 175 225
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181

( 8 )->[28]->( 9 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u315(7){ }u316(13){ }u317(102){ }u318(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 181
;; lr  def 	 121 177 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  gen 	 121 177 226
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181

( 15 )->[29]->( 1 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u325(7){ }u326(13){ }u327(102){ }u328(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 29 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u330(0){ }u331(7){ }u332(13){ }u333(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 12 to worklist
  Adding insn 20 to worklist
  Adding insn 24 to worklist
  Adding insn 28 to worklist
  Adding insn 32 to worklist
  Adding insn 36 to worklist
  Adding insn 40 to worklist
  Adding insn 45 to worklist
  Adding insn 49 to worklist
  Adding insn 53 to worklist
  Adding insn 57 to worklist
  Adding insn 452 to worklist
  Adding insn 68 to worklist
  Adding insn 455 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 457 to worklist
  Adding insn 104 to worklist
  Adding insn 95 to worklist
  Adding insn 88 to worklist
  Adding insn 459 to worklist
  Adding insn 149 to worklist
  Adding insn 139 to worklist
  Adding insn 131 to worklist
  Adding insn 461 to worklist
  Adding insn 183 to worklist
  Adding insn 173 to worklist
  Adding insn 165 to worklist
  Adding insn 463 to worklist
  Adding insn 221 to worklist
  Adding insn 211 to worklist
  Adding insn 203 to worklist
  Adding insn 465 to worklist
  Adding insn 259 to worklist
  Adding insn 249 to worklist
  Adding insn 241 to worklist
  Adding insn 467 to worklist
  Adding insn 297 to worklist
  Adding insn 287 to worklist
  Adding insn 279 to worklist
  Adding insn 469 to worklist
  Adding insn 331 to worklist
  Adding insn 322 to worklist
  Adding insn 315 to worklist
  Adding insn 471 to worklist
  Adding insn 376 to worklist
  Adding insn 366 to worklist
  Adding insn 358 to worklist
  Adding insn 473 to worklist
  Adding insn 475 to worklist
  Adding insn 477 to worklist
  Adding insn 479 to worklist
  Adding insn 481 to worklist
  Adding insn 446 to worklist
Finished finding needed instructions:
processing block 29 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 445 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 77 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 63 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
  Adding insn 143 to worklist
  Adding insn 133 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 326 to worklist
  Adding insn 317 to worklist
  Adding insn 312 to worklist
  Adding insn 311 to worklist
  Adding insn 310 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
  Adding insn 415 to worklist
  Adding insn 414 to worklist
  Adding insn 413 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
  Adding insn 426 to worklist
  Adding insn 425 to worklist
  Adding insn 424 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
  Adding insn 392 to worklist
  Adding insn 391 to worklist
  Adding insn 390 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 180 181
  Adding insn 404 to worklist
  Adding insn 403 to worklist
  Adding insn 402 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
  Adding insn 370 to worklist
  Adding insn 360 to worklist
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 352 to worklist
  Adding insn 351 to worklist
  Adding insn 350 to worklist
  Adding insn 345 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
  Adding insn 253 to worklist
  Adding insn 243 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
  Adding insn 177 to worklist
  Adding insn 167 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
  Adding insn 291 to worklist
  Adding insn 281 to worklist
  Adding insn 275 to worklist
  Adding insn 274 to worklist
  Adding insn 273 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180 181
  Adding insn 215 to worklist
  Adding insn 205 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 99 to worklist
  Adding insn 90 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 56 to worklist
  Adding insn 55 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 52 to worklist
  Adding insn 51 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 48 to worklist
  Adding insn 47 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 437 to worklist
  Adding insn 436 to worklist
  Adding insn 435 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 39 to worklist
  Adding insn 38 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 31 to worklist
  Adding insn 30 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 27 to worklist
  Adding insn 26 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 19 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 180 181
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 3 to worklist
  Adding insn 449 to worklist
  Adding insn 2 to worklist
  Adding insn 448 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 30 n_edges 40 count 30 (    1)

Pass 0 for finding pseudo/allocno costs


  r228 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r227 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r226 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r225 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r224 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r223 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r222 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r218 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r217 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r216 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r215 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r211 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r207 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r203 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r199 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r195 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r194 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r193 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r191 costs: LO_REGS:0 HI_REGS:80 CALLER_SAVE_REGS:80 EVEN_REG:80 GENERAL_REGS:80 VFP_D0_D7_REGS:1160 VFP_LO_REGS:1160 ALL_REGS:1160 MEM:600
  r190 costs: LO_REGS:0 HI_REGS:114 CALLER_SAVE_REGS:114 EVEN_REG:114 GENERAL_REGS:114 VFP_D0_D7_REGS:1653 VFP_LO_REGS:1653 ALL_REGS:1653 MEM:855
  r189 costs: LO_REGS:0 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:2378 VFP_LO_REGS:2378 ALL_REGS:2378 MEM:1230
  r188 costs: LO_REGS:0 HI_REGS:234 CALLER_SAVE_REGS:234 EVEN_REG:234 GENERAL_REGS:234 VFP_D0_D7_REGS:3393 VFP_LO_REGS:3393 ALL_REGS:3393 MEM:1755
  r187 costs: LO_REGS:0 HI_REGS:234 CALLER_SAVE_REGS:234 EVEN_REG:234 GENERAL_REGS:234 VFP_D0_D7_REGS:3393 VFP_LO_REGS:3393 ALL_REGS:3393 MEM:1755
  r186 costs: LO_REGS:0 HI_REGS:336 CALLER_SAVE_REGS:336 EVEN_REG:336 GENERAL_REGS:336 VFP_D0_D7_REGS:4872 VFP_LO_REGS:4872 ALL_REGS:4872 MEM:2520
  r185 costs: LO_REGS:0 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:6960 VFP_LO_REGS:6960 ALL_REGS:6960 MEM:3600
  r184 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:9947 VFP_LO_REGS:9947 ALL_REGS:9947 MEM:5145
  r183 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14210 VFP_LO_REGS:14210 ALL_REGS:14210 MEM:7350
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:61525 VFP_LO_REGS:61525 ALL_REGS:61525 MEM:35350
  r180 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:143515 VFP_LO_REGS:143515 ALL_REGS:143515 MEM:90010
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r175 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r165 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r163 costs: LO_REGS:0 HI_REGS:356 CALLER_SAVE_REGS:356 EVEN_REG:356 GENERAL_REGS:356 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r162 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9300 VFP_LO_REGS:9300 ALL_REGS:9300 MEM:6200
  r158 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r156 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r155 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r154 costs: LO_REGS:0 HI_REGS:96 CALLER_SAVE_REGS:96 EVEN_REG:96 GENERAL_REGS:96 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r153 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r151 costs: LO_REGS:0 HI_REGS:112 CALLER_SAVE_REGS:112 EVEN_REG:112 GENERAL_REGS:112 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r149 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r148 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r147 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r146 costs: LO_REGS:0 HI_REGS:1200 CALLER_SAVE_REGS:1200 EVEN_REG:1200 GENERAL_REGS:1200 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r144 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r140 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r139 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r135 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r132 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r129 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r128 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r121 costs: LO_REGS:0 HI_REGS:2056 CALLER_SAVE_REGS:2056 EVEN_REG:2056 GENERAL_REGS:2056 VFP_D0_D7_REGS:31005 VFP_LO_REGS:31005 ALL_REGS:31005 MEM:20670
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r118 costs: LO_REGS:0 HI_REGS:3528 CALLER_SAVE_REGS:3528 EVEN_REG:3528 GENERAL_REGS:3528 VFP_D0_D7_REGS:26460 VFP_LO_REGS:26460 ALL_REGS:26460 MEM:17640
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r115 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r114 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000


Pass 1 for finding pseudo/allocno costs

    r228: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r227: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r226: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r222: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r228 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r227 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r226 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r225 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r224 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r223 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r222 costs: LO_REGS:0 HI_REGS:204 CALLER_SAVE_REGS:204 EVEN_REG:204 GENERAL_REGS:204 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r218 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r217 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r216 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r215 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r211 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r207 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r203 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r199 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r195 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r194 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r193 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r191 costs: LO_REGS:0 HI_REGS:80 CALLER_SAVE_REGS:80 EVEN_REG:80 GENERAL_REGS:80 VFP_D0_D7_REGS:1200 VFP_LO_REGS:1200 ALL_REGS:1200 MEM:800
  r190 costs: LO_REGS:0 HI_REGS:114 CALLER_SAVE_REGS:114 EVEN_REG:114 GENERAL_REGS:114 VFP_D0_D7_REGS:1710 VFP_LO_REGS:1710 ALL_REGS:1710 MEM:1140
  r189 costs: LO_REGS:0 HI_REGS:164 CALLER_SAVE_REGS:164 EVEN_REG:164 GENERAL_REGS:164 VFP_D0_D7_REGS:2460 VFP_LO_REGS:2460 ALL_REGS:2460 MEM:1640
  r188 costs: LO_REGS:0 HI_REGS:234 CALLER_SAVE_REGS:234 EVEN_REG:234 GENERAL_REGS:234 VFP_D0_D7_REGS:3510 VFP_LO_REGS:3510 ALL_REGS:3510 MEM:2340
  r187 costs: LO_REGS:0 HI_REGS:234 CALLER_SAVE_REGS:234 EVEN_REG:234 GENERAL_REGS:234 VFP_D0_D7_REGS:3510 VFP_LO_REGS:3510 ALL_REGS:3510 MEM:2340
  r186 costs: LO_REGS:0 HI_REGS:336 CALLER_SAVE_REGS:336 EVEN_REG:336 GENERAL_REGS:336 VFP_D0_D7_REGS:5040 VFP_LO_REGS:5040 ALL_REGS:5040 MEM:3360
  r185 costs: LO_REGS:0 HI_REGS:480 CALLER_SAVE_REGS:480 EVEN_REG:480 GENERAL_REGS:480 VFP_D0_D7_REGS:7200 VFP_LO_REGS:7200 ALL_REGS:7200 MEM:4800
  r184 costs: LO_REGS:0 HI_REGS:686 CALLER_SAVE_REGS:686 EVEN_REG:686 GENERAL_REGS:686 VFP_D0_D7_REGS:10290 VFP_LO_REGS:10290 ALL_REGS:10290 MEM:6860
  r183 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14700 VFP_LO_REGS:14700 ALL_REGS:14700 MEM:9800
  r182 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:66525 VFP_LO_REGS:66525 ALL_REGS:66525 MEM:44350
  r180 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:148515 VFP_LO_REGS:148515 ALL_REGS:148515 MEM:99010
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r175 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r171 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2160 VFP_LO_REGS:2160 ALL_REGS:2160 MEM:1440
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r165 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r163 costs: LO_REGS:0 HI_REGS:356 CALLER_SAVE_REGS:356 EVEN_REG:356 GENERAL_REGS:356 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r162 costs: LO_REGS:0 HI_REGS:178 CALLER_SAVE_REGS:178 EVEN_REG:178 GENERAL_REGS:178 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:2670 VFP_LO_REGS:2670 ALL_REGS:2670 MEM:1780
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9300 VFP_LO_REGS:9300 ALL_REGS:9300 MEM:6200
  r158 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r156 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r155 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r154 costs: LO_REGS:0 HI_REGS:96 CALLER_SAVE_REGS:96 EVEN_REG:96 GENERAL_REGS:96 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r153 costs: LO_REGS:0 HI_REGS:56 CALLER_SAVE_REGS:56 EVEN_REG:56 GENERAL_REGS:56 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r151 costs: LO_REGS:0 HI_REGS:112 CALLER_SAVE_REGS:112 EVEN_REG:112 GENERAL_REGS:112 VFP_D0_D7_REGS:840 VFP_LO_REGS:840 ALL_REGS:840 MEM:560
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r149 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r148 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r147 costs: LO_REGS:0 HI_REGS:34 CALLER_SAVE_REGS:34 EVEN_REG:34 GENERAL_REGS:34 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r146 costs: LO_REGS:0 HI_REGS:1200 CALLER_SAVE_REGS:1200 EVEN_REG:1200 GENERAL_REGS:1200 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r144 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r140 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r139 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r135 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r132 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r129 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r128 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:510 VFP_LO_REGS:510 ALL_REGS:510 MEM:340
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r121 costs: LO_REGS:0 HI_REGS:2056 CALLER_SAVE_REGS:2056 EVEN_REG:2056 GENERAL_REGS:2056 VFP_D0_D7_REGS:31005 VFP_LO_REGS:31005 ALL_REGS:31005 MEM:20670
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r118 costs: LO_REGS:0 HI_REGS:3528 CALLER_SAVE_REGS:3528 EVEN_REG:3528 GENERAL_REGS:3528 VFP_D0_D7_REGS:26460 VFP_LO_REGS:26460 ALL_REGS:26460 MEM:17640
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r115 costs: LO_REGS:0 HI_REGS:100 CALLER_SAVE_REGS:100 EVEN_REG:100 GENERAL_REGS:100 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000
  r114 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:1500 VFP_LO_REGS:1500 ALL_REGS:1500 MEM:1000

;;   ======================================================
;;   -- basic block 2 from 448 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 448 r227=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r180=r227                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r182=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 449 r228=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 r121=[r180]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  13 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r181=r228                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 cc=cmp(r180,r182)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 pc={(cc==0)?L116:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 7
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 cc=cmp(r180,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 pc={(cc==0)?L410:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 19
;;   new tail = 20

;;   ======================================================
;;   -- basic block 4 from 22 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 r183=0x40000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 cc=cmp(r180,r183)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  24 pc={(cc==0)?L421:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 22
;;   new tail = 24

;;   ======================================================
;;   -- basic block 5 from 26 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 r184=0x40000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 cc=cmp(r180,r184)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  28 pc={(cc==0)?L387:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 26
;;   new tail = 28

;;   ======================================================
;;   -- basic block 6 from 30 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 r185=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  31 cc=cmp(r180,r185)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 pc={(cc==0)?L399:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 30
;;   new tail = 32

;;   ======================================================
;;   -- basic block 7 from 34 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 r186=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 cc=cmp(r180,r186)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 pc={(cc==0)?L342:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 34
;;   new tail = 36

;;   ======================================================
;;   -- basic block 8 from 38 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 r187=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 cc=cmp(r180,r187)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 pc={(cc==0)?L432:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 40

;;   ======================================================
;;   -- basic block 9 from 42 to 45 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 r188=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 cc=cmp(r180,r188)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 pc={(cc==0)?L232:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 42
;;   new tail = 45

;;   ======================================================
;;   -- basic block 10 from 47 to 49 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 r189=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  48 cc=cmp(r180,r189)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  49 pc={(cc==0)?L156:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 47
;;   new tail = 49

;;   ======================================================
;;   -- basic block 11 from 51 to 53 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 r190=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 cc=cmp(r180,r190)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  53 pc={(cc==0)?L270:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 51
;;   new tail = 53

;;   ======================================================
;;   -- basic block 12 from 55 to 57 -- before reload
;;   ======================================================

;;	  0--> b  0: i  55 r191=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  56 cc=cmp(r180,r191)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 pc={(cc!=0)?L450:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 55
;;   new tail = 57

;;   ======================================================
;;   -- basic block 13 from 452 to 452 -- before reload
;;   ======================================================

;;	  0--> b  0: i 452 pc=L194                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 452
;;   new tail = 452

;;   ======================================================
;;   -- basic block 14 from 62 to 68 -- before reload
;;   ======================================================

;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 r118=[r181+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 loc r118                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 [r180+0x30]=r118                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 62
;;   new tail = 68

;;   ======================================================
;;   -- basic block 15 from 70 to 455 -- before reload
;;   ======================================================

;;	  0--> b  0: i  70 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r123=[r180+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r124=r123|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  78 [r180+0x14]=r124                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 455 pc=L454                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 70
;;   new tail = 455

;;   ======================================================
;;   -- basic block 16 from 86 to 457 -- before reload
;;   ======================================================

;;	  0--> b  0: i  86 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 r151=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 r153=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  88 [r180]=r121                             :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  92 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  95 [r180+0x2c]=r151                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 100 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 101 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 104 [r180+0x28]=r153                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 105 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 106 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 109 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 110 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 112 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 457 pc=L113                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 86
;;   new tail = 457

;;   ======================================================
;;   -- basic block 17 from 118 to 459 -- before reload
;;   ======================================================

;;	  0--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 r194=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 119 r143=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 120 loc [r181+0x4]|r143                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r195=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 124 r193=r143|r194                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 125 r120=r193&0xfffffffffffffcff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 r148=r120|r195                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 128 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 131 [r180]=r148                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 133 r146=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 134 loc 0x40012c00                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 135 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 143 r144=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 139 [r180+0x2c]=r146                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 140 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 141 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 144 loc 0x40012c00                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 145 loc r144                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 149 [r180+0x28]=r144                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 150 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 151 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 459 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 118
;;   new tail = 459

;;   ======================================================
;;   -- basic block 18 from 158 to 461 -- before reload
;;   ======================================================

;;	  0--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 r199=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 r150=r121&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 161 r155=r150|r199                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 162 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 165 [r180]=r155                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 166 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 167 r154=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 168 loc 0x40014400                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 169 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 177 r122=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 173 [r180+0x2c]=r154                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 174 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 175 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 178 loc 0x40014400                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 179 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 183 [r180+0x28]=r122                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 184 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 185 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 187 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 188 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 189 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 190 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 191 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 461 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 158
;;   new tail = 461

;;   ======================================================
;;   -- basic block 19 from 196 to 463 -- before reload
;;   ======================================================

;;	  0--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 r203=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 197 r141=r121&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 r140=r141|r203                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 200 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 201 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 203 [r180]=r140                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 205 r139=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 206 loc 0x40015000                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 207 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 208 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 209 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 215 r149=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 211 [r180+0x2c]=r139                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 212 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 213 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 214 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 216 loc 0x40015000                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 217 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 218 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 221 [r180+0x28]=r149                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 222 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 223 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 224 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 225 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 226 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 227 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 228 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 229 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 463 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 196
;;   new tail = 463

;;   ======================================================
;;   -- basic block 20 from 234 to 465 -- before reload
;;   ======================================================

;;	  0--> b  0: i 234 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 r207=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 235 r130=r121&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 237 r129=r130|r207                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 238 loc r129                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 239 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 241 [r180]=r129                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 242 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 243 r128=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 244 loc 0x40014000                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 245 loc r128                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 253 r132=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 249 [r180+0x2c]=r128                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 250 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 251 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 252 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 254 loc 0x40014000                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 255 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 256 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 257 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 259 [r180+0x28]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 260 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 261 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 263 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 264 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 265 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 266 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 267 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 465 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 234
;;   new tail = 465

;;   ======================================================
;;   -- basic block 21 from 272 to 467 -- before reload
;;   ======================================================

;;	  0--> b  0: i 272 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 r211=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 273 r126=r121&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 275 r147=r126|r211                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 276 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 277 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 279 [r180]=r147                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 280 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 281 r156=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 282 loc 0x40014800                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 283 loc r156                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 284 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 285 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 291 r158=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 287 [r180+0x2c]=r156                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 288 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 289 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 290 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 292 loc 0x40014800                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 293 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 294 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 295 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 297 [r180+0x28]=r158                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 298 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 299 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 300 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 301 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 302 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 303 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 304 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 305 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 467 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 272
;;   new tail = 467

;;   ======================================================
;;   -- basic block 22 from 309 to 469 -- before reload
;;   ======================================================

;;	  0--> b  0: i 309 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 311 r215=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 310 r160=r159&0xfffffffffffffcff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 317 r163=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 326 r165=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 312 r162=r160|r215                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 313 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 314 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 315 [r180]=r162                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 316 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 318 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 319 loc r163                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 320 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 321 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 322 [r180+0x2c]=r163                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 323 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 324 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 325 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 327 loc r180                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 328 loc r165                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 330 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 331 [r180+0x28]=r165                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 332 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 333 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 334 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 335 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 336 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 337 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 338 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 339 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 469 pc=L113                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 309
;;   new tail = 469

;;   ======================================================
;;   -- basic block 23 from 344 to 471 -- before reload
;;   ======================================================

;;	  0--> b  0: i 344 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 350 r217=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 345 r166=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 346 loc [r181+0x4]|r166                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 347 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 348 loc [r181+0x4]|r166                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 349 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 353 r218=[r181+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 351 r216=r166|r217                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 352 r117=r216&0xfffffffffffffcff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 354 r115=r117|r218                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 355 loc r115                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 356 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 358 [r180]=r115                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 359 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 360 r114=[r181+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 361 loc 0x40013400                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 362 loc r114                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 363 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 364 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 370 r135=zxn([r181])                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 366 [r180+0x2c]=r114                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 367 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 368 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 369 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 371 loc 0x40013400                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 372 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 373 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 374 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 376 [r180+0x28]=r135                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 377 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 378 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 380 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 381 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 382 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 383 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 384 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 471 pc=L153                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 344
;;   new tail = 471

;;   ======================================================
;;   -- basic block 24 from 389 to 473 -- before reload
;;   ======================================================

;;	  0--> b  0: i 389 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 391 r222=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 390 r169=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 392 r159=r169|r222                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 393 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 394 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 395 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 473 pc=L396                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 389
;;   new tail = 473

;;   ======================================================
;;   -- basic block 25 from 401 to 475 -- before reload
;;   ======================================================

;;	  0--> b  0: i 401 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 403 r223=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 402 r171=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 404 r159=r171|r223                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 405 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 406 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 407 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 475 pc=L396                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 401
;;   new tail = 475

;;   ======================================================
;;   -- basic block 26 from 412 to 477 -- before reload
;;   ======================================================

;;	  0--> b  0: i 412 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 414 r224=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 413 r173=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 415 r159=r173|r224                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 416 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 417 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 418 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 477 pc=L396                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 412
;;   new tail = 477

;;   ======================================================
;;   -- basic block 27 from 423 to 479 -- before reload
;;   ======================================================

;;	  0--> b  0: i 423 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 425 r225=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 424 r175=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 426 r159=r175|r225                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 427 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 428 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 429 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 479 pc=L396                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 423
;;   new tail = 479

;;   ======================================================
;;   -- basic block 28 from 434 to 481 -- before reload
;;   ======================================================

;;	  0--> b  0: i 434 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 436 r226=[r181+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 435 r177=r121&0xffffffffffffff8f            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 437 r121=r177|r226                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 438 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 439 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 440 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 481 pc=L441                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 434
;;   new tail = 481

;;   ======================================================
;;   -- basic block 29 from 445 to 446 -- before reload
;;   ======================================================

;;	  0--> b  0: i 445 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 446 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 445
;;   new tail = 446


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,29u} r13={1d,29u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,11u} r102={1d,29u} r103={1d,28u} r114={1d,2u} r115={1d,2u} r117={1d,1u} r118={1d,2u} r120={1d,1u} r121={2d,17u} r122={1d,2u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r128={1d,2u} r129={1d,2u} r130={1d,1u} r132={1d,2u} r135={1d,2u} r139={1d,2u} r140={1d,2u} r141={1d,1u} r143={1d,2u} r144={1d,2u} r146={1d,2u} r147={1d,2u} r148={1d,2u} r149={1d,2u} r150={1d,1u} r151={1d,2u} r153={1d,2u} r154={1d,2u} r155={1d,2u} r156={1d,2u} r158={1d,2u} r159={4d,9u} r160={1d,1u} r162={1d,2u} r163={1d,2u} r165={1d,2u} r166={1d,3u} r169={1d,1u} r171={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r180={1d,45u,10e} r181={1d,34u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r199={1d,1u} r203={1d,1u} r207={1d,1u} r211={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} 
;;    total ref usage 453{113d,330u,10e} in 367{367 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":336:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":339:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":340:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":341:3 -1
     (nil))
(debug_insn 11 10 448 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":343:3 -1
     (nil))
(insn 448 11 2 2 (set (reg:SI 227)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":335:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 2 448 15 2 (set (reg/v/f:SI 180 [ TIMx ])
        (reg:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":335:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(insn 15 2 449 2 (set (reg:SI 182)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 449 15 12 2 (set (reg:SI 228)
        (reg:SI 1 r1 [ TIM_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":335:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TIM_InitStruct ])
        (nil)))
(insn 12 449 13 2 (set (reg/v:SI 121 [ tmpcr1 ])
        (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 TIMx_13(D)->CR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":343:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 14 2 (var_location:SI tmpcr1 (reg/v:SI 121 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":343:10 -1
     (nil))
(debug_insn 14 13 3 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:3 -1
     (nil))
(insn 3 14 16 2 (set (reg/v/f:SI 181 [ TIM_InitStruct ])
        (reg:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":335:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 16 3 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 182))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 116)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (const_int 1073741824 [0x40000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 410)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 410)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg:SI 183)
        (const_int 1073742848 [0x40000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 183))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073742848 [0x40000400]))
            (nil))))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 421)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 421)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 184)
        (const_int 1073743872 [0x40000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 184))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073743872 [0x40000800]))
            (nil))))
(jump_insn 28 27 29 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 387)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 387)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:SI 185)
        (const_int 1073744896 [0x40000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 185))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073744896 [0x40000c00]))
            (nil))))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 399)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 399)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg:SI 186)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 186))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 36 35 37 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 342)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 342)
(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 8 (set (reg:SI 187)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 40 39 441 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 432)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":345:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 432)
(code_label 441 40 41 9 47 (nil) [1 uses])
(note 41 441 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 9 (var_location:SI tmpcr1 (reg/v:SI 121 [ tmpcr1 ])) -1
     (nil))
(insn 43 42 44 9 (set (reg:SI 188)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 188))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 45 44 46 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 232)
(note 46 45 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 10 (set (reg:SI 189)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 189))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 49 48 50 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 156)
(note 50 49 51 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 11 (set (reg:SI 190)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 190))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 53 52 54 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 270)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 270)
(note 54 53 55 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 12 (set (reg:SI 191)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 180 [ TIMx ])
            (reg:SI 191))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 180 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 57 56 451 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 450)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 450)
(note 451 57 452 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 452 451 453 13 (set (pc)
        (label_ref 194)) 284 {*arm_jump}
     (nil)
 -> 194)
(barrier 453 452 153)
(code_label 153 453 61 14 45 (nil) [6 uses])
(note 61 153 62 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":369:5 -1
     (nil))
(insn 63 62 64 14 (set (reg:SI 118 [ _8 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_InitStruct_15(D)->RepetitionCounter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":369:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIM_InitStruct ])
        (nil)))
(debug_insn 64 63 65 14 (var_location:SI TIMx (reg/v/f:SI 180 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":369:5 -1
     (nil))
(debug_insn 65 64 66 14 (var_location:SI RepetitionCounter (reg:SI 118 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":369:5 -1
     (nil))
(debug_insn 66 65 67 14 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2368:22 -1
     (nil))
(debug_insn 67 66 68 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2370:3 -1
     (nil))
(insn 68 67 113 14 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 48 [0x30])) [1 TIMx_13(D)->RCR+0 S4 A32])
        (reg:SI 118 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2370:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _8 ])
        (nil)))
(code_label 113 68 69 15 44 (nil) [2 uses])
(note 69 113 70 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 15 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":369:5 -1
     (nil))
(debug_insn 71 70 72 15 (var_location:SI RepetitionCounter (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":369:5 -1
     (nil))
(debug_insn 72 71 73 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":374:3 -1
     (nil))
(debug_insn 73 72 74 15 (var_location:SI TIMx (reg/v/f:SI 180 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":374:3 -1
     (nil))
(debug_insn 74 73 75 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":6578:22 -1
     (nil))
(debug_insn 75 74 76 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":6580:3 -1
     (nil))
(insn 76 75 77 15 (set (reg:SI 123 [ _19 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 20 [0x14])) [1 TIMx_13(D)->EGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":6580:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 15 (set (reg:SI 124 [ _20 ])
        (ior:SI (reg:SI 123 [ _19 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":6580:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _19 ])
        (nil)))
(insn 78 77 79 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 20 [0x14])) [1 TIMx_13(D)->EGR+0 S4 A32])
        (reg:SI 124 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":6580:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 180 [ TIMx ])
        (expr_list:REG_DEAD (reg:SI 124 [ _20 ])
            (nil))))
(debug_insn 79 78 80 15 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":374:3 -1
     (nil))
(debug_insn 80 79 455 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":376:3 -1
     (nil))
(jump_insn 455 80 456 15 (set (pc)
        (label_ref 454)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":376:10 284 {*arm_jump}
     (nil)
 -> 454)
(barrier 456 455 450)
(code_label 450 456 85 16 48 (nil) [1 uses])
(note 85 450 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 87 16 (var_location:SI tmpcr1 (reg/v:SI 121 [ tmpcr1 ])) -1
     (nil))
(debug_insn 87 86 90 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 90 87 99 16 (set (reg:SI 151 [ _78 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 90 88 16 (set (reg:SI 153 [ _81 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIM_InitStruct ])
        (nil)))
(insn 88 99 89 16 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 TIMx_13(D)->CR1+0 S4 A32])
        (reg/v:SI 121 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(debug_insn 89 88 91 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 91 89 92 16 (var_location:SI TIMx (reg/v/f:SI 180 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 92 91 93 16 (var_location:SI AutoReload (reg:SI 151 [ _78 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 93 92 94 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 94 93 95 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 95 94 96 16 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 TIMx_13(D)->ARR+0 S4 A32])
        (reg:SI 151 [ _78 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151 [ _78 ])
        (nil)))
(debug_insn 96 95 97 16 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 97 96 98 16 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 98 97 100 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 100 98 101 16 (var_location:SI TIMx (reg/v/f:SI 180 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 101 100 102 16 (var_location:SI Prescaler (reg:SI 153 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 102 101 103 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 103 102 104 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 104 103 105 16 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 TIMx_13(D)->PSC+0 S4 A32])
        (reg:SI 153 [ _81 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153 [ _81 ])
        (nil)))
(debug_insn 105 104 106 16 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 106 105 107 16 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 107 106 108 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 108 107 109 16 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 109 108 110 16 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 110 109 111 16 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 111 110 112 16 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 112 111 457 16 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 457 112 458 16 (set (pc)
        (label_ref 113)) 284 {*arm_jump}
     (nil)
 -> 113)
(barrier 458 457 116)
(code_label 116 458 117 17 32 (nil) [1 uses])
(note 117 116 118 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 123 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 123 118 119 17 (set (reg:SI 194 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 123 120 17 (set (reg:SI 143 [ _56 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(debug_insn 120 119 121 17 (var_location:SI tmpcr1 (ior:SI (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])
        (reg:SI 143 [ _56 ]))) -1
     (nil))
(debug_insn 121 120 122 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 122 121 126 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 126 122 124 17 (set (reg:SI 195 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 126 125 17 (set (reg:SI 193 [ tmpcr1 ])
        (ior:SI (reg:SI 143 [ _56 ])
            (reg:SI 194 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 143 [ _56 ])
            (nil))))
(insn 125 124 127 17 (set (reg:SI 120 [ _10 ])
        (and:SI (reg:SI 193 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ tmpcr1 ])
        (nil)))
(insn 127 125 128 17 (set (reg/v:SI 148 [ tmpcr1 ])
        (ior:SI (reg:SI 120 [ _10 ])
            (reg:SI 195 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 120 [ _10 ])
            (nil))))
(debug_insn 128 127 129 17 (var_location:SI tmpcr1 (reg/v:SI 148 [ tmpcr1 ])) -1
     (nil))
(debug_insn 129 128 131 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 131 129 132 17 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 MEM[(struct TIM_TypeDef *)1073818624B].CR1+0 S4 A64])
        (reg/v:SI 148 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ tmpcr1 ])
        (nil)))
(debug_insn 132 131 133 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(insn 133 132 134 17 (set (reg:SI 146 [ _70 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 134 133 135 17 (var_location:SI TIMx (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 135 134 136 17 (var_location:SI AutoReload (reg:SI 146 [ _70 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 136 135 137 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 137 136 143 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 143 137 139 17 (set (reg:SI 144 [ _62 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 139 143 140 17 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 MEM[(struct TIM_TypeDef *)1073818624B].ARR+0 S4 A32])
        (reg:SI 146 [ _70 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _70 ])
        (nil)))
(debug_insn 140 139 141 17 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 141 140 142 17 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 142 141 144 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 144 142 145 17 (var_location:SI TIMx (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 145 144 146 17 (var_location:SI Prescaler (reg:SI 144 [ _62 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 146 145 147 17 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 147 146 149 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 149 147 150 17 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 MEM[(struct TIM_TypeDef *)1073818624B].PSC+0 S4 A64])
        (reg:SI 144 [ _62 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ _62 ])
        (nil)))
(debug_insn 150 149 151 17 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 151 150 152 17 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 152 151 459 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(jump_insn 459 152 460 17 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 460 459 156)
(code_label 156 460 157 18 40 (nil) [1 uses])
(note 157 156 158 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 158 157 160 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 160 158 159 18 (set (reg:SI 199 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 160 161 18 (set (reg:SI 150 [ _76 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 161 159 162 18 (set (reg/v:SI 155 [ tmpcr1 ])
        (ior:SI (reg:SI 150 [ _76 ])
            (reg:SI 199 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 150 [ _76 ])
            (nil))))
(debug_insn 162 161 163 18 (var_location:SI tmpcr1 (reg/v:SI 155 [ tmpcr1 ])) -1
     (nil))
(debug_insn 163 162 165 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 165 163 166 18 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 MEM[(struct TIM_TypeDef *)1073824768B].CR1+0 S4 A64])
        (reg/v:SI 155 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 155 [ tmpcr1 ])
        (nil)))
(debug_insn 166 165 167 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(insn 167 166 168 18 (set (reg:SI 154 [ _85 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 168 167 169 18 (var_location:SI TIMx (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 169 168 170 18 (var_location:SI AutoReload (reg:SI 154 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 170 169 171 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 171 170 177 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 177 171 173 18 (set (reg:SI 122 [ _18 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 173 177 174 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 MEM[(struct TIM_TypeDef *)1073824768B].ARR+0 S4 A32])
        (reg:SI 154 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ _85 ])
        (nil)))
(debug_insn 174 173 175 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 175 174 176 18 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 176 175 178 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 178 176 179 18 (var_location:SI TIMx (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 179 178 180 18 (var_location:SI Prescaler (reg:SI 122 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 180 179 181 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 181 180 183 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 183 181 184 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 MEM[(struct TIM_TypeDef *)1073824768B].PSC+0 S4 A64])
        (reg:SI 122 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _18 ])
        (nil)))
(debug_insn 184 183 185 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 185 184 186 18 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 186 185 187 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 187 186 188 18 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 188 187 189 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 189 188 190 18 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 190 189 191 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 191 190 461 18 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 461 191 462 18 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 462 461 194)
(code_label 194 462 195 19 42 (nil) [1 uses])
(note 195 194 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 196 195 198 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 198 196 197 19 (set (reg:SI 203 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 197 198 199 19 (set (reg:SI 141 [ _51 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 199 197 200 19 (set (reg/v:SI 140 [ tmpcr1 ])
        (ior:SI (reg:SI 141 [ _51 ])
            (reg:SI 203 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 141 [ _51 ])
            (nil))))
(debug_insn 200 199 201 19 (var_location:SI tmpcr1 (reg/v:SI 140 [ tmpcr1 ])) -1
     (nil))
(debug_insn 201 200 203 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 203 201 204 19 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 MEM[(struct TIM_TypeDef *)1073827840B].CR1+0 S4 A64])
        (reg/v:SI 140 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpcr1 ])
        (nil)))
(debug_insn 204 203 205 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(insn 205 204 206 19 (set (reg:SI 139 [ _49 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 206 205 207 19 (var_location:SI TIMx (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 207 206 208 19 (var_location:SI AutoReload (reg:SI 139 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 208 207 209 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 209 208 215 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 215 209 211 19 (set (reg:SI 149 [ _73 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 211 215 212 19 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 MEM[(struct TIM_TypeDef *)1073827840B].ARR+0 S4 A32])
        (reg:SI 139 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ _49 ])
        (nil)))
(debug_insn 212 211 213 19 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 213 212 214 19 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 214 213 216 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 216 214 217 19 (var_location:SI TIMx (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 217 216 218 19 (var_location:SI Prescaler (reg:SI 149 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 218 217 219 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 219 218 221 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 221 219 222 19 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 MEM[(struct TIM_TypeDef *)1073827840B].PSC+0 S4 A64])
        (reg:SI 149 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _73 ])
        (nil)))
(debug_insn 222 221 223 19 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 223 222 224 19 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 224 223 225 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 225 224 226 19 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 226 225 227 19 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 227 226 228 19 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 228 227 229 19 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 229 228 463 19 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 463 229 464 19 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 464 463 232)
(code_label 232 464 233 20 39 (nil) [1 uses])
(note 233 232 234 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 234 233 236 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 236 234 235 20 (set (reg:SI 207 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 235 236 237 20 (set (reg:SI 130 [ _30 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 237 235 238 20 (set (reg/v:SI 129 [ tmpcr1 ])
        (ior:SI (reg:SI 130 [ _30 ])
            (reg:SI 207 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 130 [ _30 ])
            (nil))))
(debug_insn 238 237 239 20 (var_location:SI tmpcr1 (reg/v:SI 129 [ tmpcr1 ])) -1
     (nil))
(debug_insn 239 238 241 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 241 239 242 20 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 MEM[(struct TIM_TypeDef *)1073823744B].CR1+0 S4 A64])
        (reg/v:SI 129 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 129 [ tmpcr1 ])
        (nil)))
(debug_insn 242 241 243 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(insn 243 242 244 20 (set (reg:SI 128 [ _28 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 244 243 245 20 (var_location:SI TIMx (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 245 244 246 20 (var_location:SI AutoReload (reg:SI 128 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 246 245 247 20 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 247 246 253 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 253 247 249 20 (set (reg:SI 132 [ _33 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 249 253 250 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 MEM[(struct TIM_TypeDef *)1073823744B].ARR+0 S4 A32])
        (reg:SI 128 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _28 ])
        (nil)))
(debug_insn 250 249 251 20 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 251 250 252 20 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 252 251 254 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 254 252 255 20 (var_location:SI TIMx (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 255 254 256 20 (var_location:SI Prescaler (reg:SI 132 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 256 255 257 20 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 257 256 259 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 259 257 260 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 MEM[(struct TIM_TypeDef *)1073823744B].PSC+0 S4 A64])
        (reg:SI 132 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _33 ])
        (nil)))
(debug_insn 260 259 261 20 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 261 260 262 20 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 262 261 263 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 263 262 264 20 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 264 263 265 20 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 265 264 266 20 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 266 265 267 20 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 267 266 465 20 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 465 267 466 20 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 466 465 270)
(code_label 270 466 271 21 41 (nil) [1 uses])
(note 271 270 272 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 272 271 274 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 274 272 273 21 (set (reg:SI 211 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 274 275 21 (set (reg:SI 126 [ _25 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 275 273 276 21 (set (reg/v:SI 147 [ tmpcr1 ])
        (ior:SI (reg:SI 126 [ _25 ])
            (reg:SI 211 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 211 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 126 [ _25 ])
            (nil))))
(debug_insn 276 275 277 21 (var_location:SI tmpcr1 (reg/v:SI 147 [ tmpcr1 ])) -1
     (nil))
(debug_insn 277 276 279 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 279 277 280 21 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 MEM[(struct TIM_TypeDef *)1073825792B].CR1+0 S4 A64])
        (reg/v:SI 147 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 147 [ tmpcr1 ])
        (nil)))
(debug_insn 280 279 281 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(insn 281 280 282 21 (set (reg:SI 156 [ _89 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 282 281 283 21 (var_location:SI TIMx (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 283 282 284 21 (var_location:SI AutoReload (reg:SI 156 [ _89 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 284 283 285 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 285 284 291 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 291 285 287 21 (set (reg:SI 158 [ _92 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 287 291 288 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 MEM[(struct TIM_TypeDef *)1073825792B].ARR+0 S4 A32])
        (reg:SI 156 [ _89 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _89 ])
        (nil)))
(debug_insn 288 287 289 21 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 289 288 290 21 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 290 289 292 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 292 290 293 21 (var_location:SI TIMx (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 293 292 294 21 (var_location:SI Prescaler (reg:SI 158 [ _92 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 294 293 295 21 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 295 294 297 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 297 295 298 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 MEM[(struct TIM_TypeDef *)1073825792B].PSC+0 S4 A64])
        (reg:SI 158 [ _92 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _92 ])
        (nil)))
(debug_insn 298 297 299 21 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 299 298 300 21 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 300 299 301 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 301 300 302 21 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 302 301 303 21 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 303 302 304 21 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 304 303 305 21 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 305 304 467 21 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 467 305 468 21 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 468 467 396)
(code_label 396 468 308 22 46 (nil) [4 uses])
(note 308 396 309 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 311 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 311 309 310 22 (set (reg:SI 215 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 310 311 317 22 (set (reg:SI 160 [ _95 ])
        (and:SI (reg/v:SI 159 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 159 [ tmpcr1 ])
        (nil)))
(insn 317 310 326 22 (set (reg:SI 163 [ _99 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 326 317 312 22 (set (reg:SI 165 [ _102 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIM_InitStruct ])
        (nil)))
(insn 312 326 313 22 (set (reg/v:SI 162 [ tmpcr1 ])
        (ior:SI (reg:SI 160 [ _95 ])
            (reg:SI 215 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 215 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 160 [ _95 ])
            (nil))))
(debug_insn 313 312 314 22 (var_location:SI tmpcr1 (reg/v:SI 162 [ tmpcr1 ])) -1
     (nil))
(debug_insn 314 313 315 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 315 314 316 22 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 TIMx_13(D)->CR1+0 S4 A32])
        (reg/v:SI 162 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 162 [ tmpcr1 ])
        (nil)))
(debug_insn 316 315 318 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 318 316 319 22 (var_location:SI TIMx (reg/v/f:SI 180 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 319 318 320 22 (var_location:SI AutoReload (reg:SI 163 [ _99 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 320 319 321 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 321 320 322 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 322 321 323 22 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 TIMx_13(D)->ARR+0 S4 A32])
        (reg:SI 163 [ _99 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _99 ])
        (nil)))
(debug_insn 323 322 324 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 324 323 325 22 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 325 324 327 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 327 325 328 22 (var_location:SI TIMx (reg/v/f:SI 180 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 328 327 329 22 (var_location:SI Prescaler (reg:SI 165 [ _102 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 329 328 330 22 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 330 329 331 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 331 330 332 22 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 TIMx_13(D)->PSC+0 S4 A32])
        (reg:SI 165 [ _102 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165 [ _102 ])
        (nil)))
(debug_insn 332 331 333 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 333 332 334 22 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 334 333 335 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 335 334 336 22 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 336 335 337 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 337 336 338 22 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 338 337 339 22 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 339 338 469 22 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 469 339 470 22 (set (pc)
        (label_ref 113)) 284 {*arm_jump}
     (nil)
 -> 113)
(barrier 470 469 342)
(code_label 342 470 343 23 37 (nil) [1 uses])
(note 343 342 344 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 344 343 350 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 350 344 345 23 (set (reg:SI 217 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 350 346 23 (set (reg:SI 166 [ _104 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(debug_insn 346 345 347 23 (var_location:SI tmpcr1 (ior:SI (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])
        (reg:SI 166 [ _104 ]))) -1
     (nil))
(debug_insn 347 346 348 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 348 347 349 23 (var_location:SI tmpcr1 (ior:SI (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])
        (reg:SI 166 [ _104 ]))) -1
     (nil))
(debug_insn 349 348 353 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 -1
     (nil))
(insn 353 349 351 23 (set (reg:SI 218 [ TIM_InitStruct_15(D)->ClockDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_InitStruct_15(D)->ClockDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 351 353 352 23 (set (reg:SI 216 [ tmpcr1 ])
        (ior:SI (reg:SI 166 [ _104 ])
            (reg:SI 217 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 166 [ _104 ])
            (nil))))
(insn 352 351 354 23 (set (reg:SI 117 [ _7 ])
        (and:SI (reg:SI 216 [ tmpcr1 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ tmpcr1 ])
        (nil)))
(insn 354 352 355 23 (set (reg/v:SI 115 [ tmpcr1 ])
        (ior:SI (reg:SI 117 [ _7 ])
            (reg:SI 218 [ TIM_InitStruct_15(D)->ClockDivision ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":354:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ TIM_InitStruct_15(D)->ClockDivision ])
        (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
            (nil))))
(debug_insn 355 354 356 23 (var_location:SI tmpcr1 (reg/v:SI 115 [ tmpcr1 ])) -1
     (nil))
(debug_insn 356 355 358 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 -1
     (nil))
(insn 358 356 359 23 (set (mem/v:SI (reg/v/f:SI 180 [ TIMx ]) [1 MEM[(struct TIM_TypeDef *)1073820672B].CR1+0 S4 A64])
        (reg/v:SI 115 [ tmpcr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ tmpcr1 ])
        (nil)))
(debug_insn 359 358 360 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(insn 360 359 361 23 (set (reg:SI 114 [ _3 ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_InitStruct_15(D)->Autoreload+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 361 360 362 23 (var_location:SI TIMx (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 362 361 363 23 (var_location:SI AutoReload (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 363 362 364 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2339:22 -1
     (nil))
(debug_insn 364 363 370 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 -1
     (nil))
(insn 370 364 366 23 (set (reg:SI 135 [ _43 ])
        (zero_extend:SI (mem:HI (reg/v/f:SI 181 [ TIM_InitStruct ]) [6 TIM_InitStruct_15(D)->Prescaler+0 S2 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 366 370 367 23 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 44 [0x2c])) [1 MEM[(struct TIM_TypeDef *)1073820672B].ARR+0 S4 A32])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2341:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(debug_insn 367 366 368 23 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 368 367 369 23 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 369 368 371 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 371 369 372 23 (var_location:SI TIMx (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 372 371 373 23 (var_location:SI Prescaler (reg:SI 135 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 373 372 374 23 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2310:22 -1
     (nil))
(debug_insn 374 373 376 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 -1
     (nil))
(insn 376 374 377 23 (set (mem/v:SI (plus:SI (reg/v/f:SI 180 [ TIMx ])
                (const_int 40 [0x28])) [1 MEM[(struct TIM_TypeDef *)1073820672B].PSC+0 S4 A64])
        (reg:SI 135 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2312:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _43 ])
        (nil)))
(debug_insn 377 376 378 23 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 378 377 379 23 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 379 378 380 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":366:3 -1
     (nil))
(debug_insn 380 379 381 23 (var_location:SI tmpcr1 (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 381 380 382 23 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 382 381 383 23 (var_location:SI AutoReload (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":361:3 -1
     (nil))
(debug_insn 383 382 384 23 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(debug_insn 384 383 471 23 (var_location:SI Prescaler (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":364:3 -1
     (nil))
(jump_insn 471 384 472 23 (set (pc)
        (label_ref 153)) 284 {*arm_jump}
     (nil)
 -> 153)
(barrier 472 471 387)
(code_label 387 472 388 24 35 (nil) [1 uses])
(note 388 387 389 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 389 388 391 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 391 389 390 24 (set (reg:SI 222 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 390 391 392 24 (set (reg:SI 169 [ _107 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 392 390 393 24 (set (reg/v:SI 159 [ tmpcr1 ])
        (ior:SI (reg:SI 169 [ _107 ])
            (reg:SI 222 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 222 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 169 [ _107 ])
            (nil))))
(debug_insn 393 392 394 24 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(debug_insn 394 393 395 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 395 394 473 24 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(jump_insn 473 395 474 24 (set (pc)
        (label_ref 396)) 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 474 473 399)
(code_label 399 474 400 25 36 (nil) [1 uses])
(note 400 399 401 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 401 400 403 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 403 401 402 25 (set (reg:SI 223 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 403 404 25 (set (reg:SI 171 [ _110 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 404 402 405 25 (set (reg/v:SI 159 [ tmpcr1 ])
        (ior:SI (reg:SI 171 [ _110 ])
            (reg:SI 223 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 223 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 171 [ _110 ])
            (nil))))
(debug_insn 405 404 406 25 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(debug_insn 406 405 407 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 407 406 475 25 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(jump_insn 475 407 476 25 (set (pc)
        (label_ref 396)) 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 476 475 410)
(code_label 410 476 411 26 33 (nil) [1 uses])
(note 411 410 412 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 412 411 414 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 414 412 413 26 (set (reg:SI 224 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 413 414 415 26 (set (reg:SI 173 [ _113 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 415 413 416 26 (set (reg/v:SI 159 [ tmpcr1 ])
        (ior:SI (reg:SI 173 [ _113 ])
            (reg:SI 224 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 173 [ _113 ])
            (nil))))
(debug_insn 416 415 417 26 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(debug_insn 417 416 418 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 418 417 477 26 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(jump_insn 477 418 478 26 (set (pc)
        (label_ref 396)) 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 478 477 421)
(code_label 421 478 422 27 34 (nil) [1 uses])
(note 422 421 423 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 423 422 425 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 425 423 424 27 (set (reg:SI 225 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 424 425 426 27 (set (reg:SI 175 [ _116 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 426 424 427 27 (set (reg/v:SI 159 [ tmpcr1 ])
        (ior:SI (reg:SI 175 [ _116 ])
            (reg:SI 225 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 175 [ _116 ])
            (nil))))
(debug_insn 427 426 428 27 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(debug_insn 428 427 429 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 429 428 479 27 (var_location:SI tmpcr1 (reg/v:SI 159 [ tmpcr1 ])) -1
     (nil))
(jump_insn 479 429 480 27 (set (pc)
        (label_ref 396)) 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 480 479 432)
(code_label 432 480 433 28 38 (nil) [1 uses])
(note 433 432 434 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 434 433 436 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 -1
     (nil))
(insn 436 434 435 28 (set (reg:SI 226 [ TIM_InitStruct_15(D)->CounterMode ])
        (mem:SI (plus:SI (reg/v/f:SI 181 [ TIM_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_InitStruct_15(D)->CounterMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 435 436 437 28 (set (reg:SI 177 [ _119 ])
        (and:SI (reg/v:SI 121 [ tmpcr1 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr1 ])
        (nil)))
(insn 437 435 438 28 (set (reg/v:SI 121 [ tmpcr1 ])
        (ior:SI (reg:SI 177 [ _119 ])
            (reg:SI 226 [ TIM_InitStruct_15(D)->CounterMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":348:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ TIM_InitStruct_15(D)->CounterMode ])
        (expr_list:REG_DEAD (reg:SI 177 [ _119 ])
            (nil))))
(debug_insn 438 437 439 28 (var_location:SI tmpcr1 (reg/v:SI 121 [ tmpcr1 ])) -1
     (nil))
(debug_insn 439 438 440 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":351:3 -1
     (nil))
(debug_insn 440 439 481 28 (var_location:SI tmpcr1 (reg/v:SI 121 [ tmpcr1 ])) -1
     (nil))
(jump_insn 481 440 482 28 (set (pc)
        (label_ref 441)) 284 {*arm_jump}
     (nil)
 -> 441)
(barrier 482 481 454)
(code_label 454 482 447 29 49 (nil) [1 uses])
(note 447 454 445 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 445 447 446 29 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":377:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 446 445 493 29 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":377:1 -1
     (nil))
(note 493 446 0 NOTE_INSN_DELETED)

;; Function LL_TIM_OC_StructInit (LL_TIM_OC_StructInit, funcdef_no=635, decl_uid=10981, cgraph_uid=639, symbol_order=643)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:16000 CALLER_SAVE_REGS:16000 EVEN_REG:16000 GENERAL_REGS:16000 VFP_D0_D7_REGS:134000 VFP_LO_REGS:134000 ALL_REGS:134000 MEM:85000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:130000 VFP_LO_REGS:130000 ALL_REGS:130000 MEM:81000


Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:16000 CALLER_SAVE_REGS:16000 EVEN_REG:16000 GENERAL_REGS:16000 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000

;;   ======================================================
;;   -- basic block 2 from 32 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r122=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r122                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 [r113+0x10]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 [r113+0x14]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 [r113+0x18]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  29 [r113+0x1c]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 29


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_OC_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,8u} r114={1d,8u} r122={1d,1u} 
;;    total ref usage 53{28d,25u,0e} in 19{19 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":389:3 -1
     (nil))
(insn 32 6 2 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":387:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIM_OC_InitStruct ])
        (nil)))
(insn 2 32 7 2 (set (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
        (reg:SI 122)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":387:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":389:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_2(D)->OCMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":389:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":390:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_2(D)->OCState+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":390:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":391:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_OC_InitStruct_2(D)->OCNState+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":391:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":392:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_2(D)->CompareValue+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":392:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":393:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_2(D)->OCPolarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":393:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":394:3 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 20 [0x14])) [1 TIM_OC_InitStruct_2(D)->OCNPolarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":394:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":395:3 -1
     (nil))
(insn 26 24 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_2(D)->OCIdleState+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":395:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":396:3 -1
     (nil))
(insn 29 27 33 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
                (const_int 28 [0x1c])) [1 TIM_OC_InitStruct_2(D)->OCNIdleState+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":396:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ TIM_OC_InitStruct ])
            (nil))))
(note 33 29 0 NOTE_INSN_DELETED)

;; Function LL_TIM_OC_Init (LL_TIM_OC_Init, funcdef_no=636, decl_uid=10985, cgraph_uid=640, symbol_order=644)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 60 n_edges 102 count 60 (    1)


LL_TIM_OC_Init

Dataflow summary:
def_info->table_size = 296, use_info->table_size = 782
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,59u} r13={1d,59u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={42d,43u} r102={1d,59u} r103={1d,58u} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={2d,2u} r119={1d,2u} r120={1d,2u} r123={1d,1u} r125={1d,2u} r129={1d,1u} r132={2d,5u} r133={1d,2u} r136={1d,1u} r139={2d,5u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r144={1d,3u} r145={2d,2u} r148={1d,2u} r149={1d,2u} r153={1d,1u} r156={1d,2u} r160={1d,1u} r163={2d,5u} r164={1d,2u} r168={1d,1u} r171={2d,5u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r175={1d,2u} r176={1d,3u} r177={2d,2u} r179={1d,2u} r180={1d,2u} r184={1d,1u} r187={1d,2u} r191={1d,1u} r194={2d,5u} r195={1d,2u} r199={1d,1u} r202={2d,5u} r203={1d,2u} r204={1d,1u} r205={1d,1u} r206={1d,2u} r207={1d,3u} r208={2d,2u} r211={1d,2u} r212={1d,2u} r216={1d,1u} r219={1d,2u} r223={1d,1u} r226={2d,5u} r227={1d,2u} r231={1d,1u} r234={2d,5u} r235={1d,2u} r236={1d,1u} r237={1d,1u} r238={1d,2u} r239={1d,2u} r240={2d,2u} r242={1d,2u} r243={1d,2u} r247={1d,1u} r250={1d,2u} r251={1d,1u} r255={1d,1u} r256={1d,2u} r257={1d} r258={1d,1u} r259={1d,1u} r260={1d,2u} r261={1d,2u} r262={2d,2u} r265={1d,2u} r266={1d,2u} r270={1d,1u} r273={1d,2u} r274={1d,1u} r278={1d,1u} r279={1d,2u} r280={8d,2u} r281={1d,103u,36e} r282={1d,6u} r283={1d,62u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r296={1d,1u} r297={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r303={1d,1u} r306={1d,1u} r308={1d,1u} r309={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r319={1d,1u} r320={1d,1u} r322={1d,1u} r324={1d,1u} r325={1d,1u} r327={1d,1u} r329={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r347={1d,1u} r348={1d,1u} r350={1d,1u} r353={1d,1u} r355={1d,1u} r356={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r366={1d,1u} r367={1d,1u} r369={1d,1u} r371={1d,1u} r372={1d,1u} r374={1d,1u} r376={1d,1u} r378={1d,1u} r379={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,1u} r390={1d,1u} r393={1d,1u} r395={1d,1u} r396={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} 
;;    total ref usage 1018{269d,713u,36e} in 652{652 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d66(102){ }d67(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 35 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 281 282 283 409 410 411
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 281 282 283 409 410 411
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 281 282 283
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 281 282 283

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 281 282 283
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 281 282 283
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283

( 3 )->[4]->( 5 19 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 282
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283

( 4 )->[5]->( 6 27 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 282
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283

( 5 )->[6]->( 7 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 282
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283

( 6 )->[7]->( 59 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 3 )->[8]->( 9 43 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 282
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283

( 8 )->[9]->( 10 51 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 282
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283

( 9 )->[10]->( 59 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 6 )->[11]->( 17 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 100 [cc] 113 114 115 116 117 119 120 123 132 139 285 286 287 288 289
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  gen 	 100 [cc] 113 114 115 116 117 119 120 123 132 139 285 286 287 288 289
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 11 )->[12]->( 17 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(7){ }u92(13){ }u93(102){ }u94(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 290
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 100 [cc] 290
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 12 )->[13]->( 17 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u99(7){ }u100(13){ }u101(102){ }u102(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 291
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 100 [cc] 291
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 13 )->[14]->( 17 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 292
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 100 [cc] 292
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 14 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 293
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 100 [cc] 293
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 294
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 100 [cc] 294
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 15 13 14 12 11 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 139 283
;; lr  def 	 125 129 132 133 136 139 296 297 299 300 301 303
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 125 129 132 133 136 139 296 297 299 300 301 303
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283

( 17 16 )->[18]->( 59 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u160(7){ }u161(13){ }u162(102){ }u163(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; lr  def 	 140 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
;; live  gen 	 140 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 4 )->[19]->( 25 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u177(7){ }u178(13){ }u179(102){ }u180(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 100 [cc] 141 142 143 144 145 148 149 153 163 171 306 308 309 311 312
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  gen 	 100 [cc] 141 142 143 144 145 148 149 153 163 171 306 308 309 311 312
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 19 )->[20]->( 25 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u219(7){ }u220(13){ }u221(102){ }u222(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 313
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 100 [cc] 313
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 20 )->[21]->( 25 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u227(7){ }u228(13){ }u229(102){ }u230(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 314
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 100 [cc] 314
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 21 )->[22]->( 25 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u235(7){ }u236(13){ }u237(102){ }u238(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 315
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 100 [cc] 315
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 22 )->[23]->( 25 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u243(7){ }u244(13){ }u245(102){ }u246(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 316
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 100 [cc] 316
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 23 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u251(7){ }u252(13){ }u253(102){ }u254(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 317
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 100 [cc] 317
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 23 21 22 20 19 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u259(7){ }u260(13){ }u261(102){ }u262(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163 171 283
;; lr  def 	 156 160 163 164 168 171 319 320 322 324 325 327
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 156 160 163 164 168 171 319 320 322 324 325 327
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283

( 25 24 )->[26]->( 59 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u289(7){ }u290(13){ }u291(102){ }u292(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; lr  def 	 172 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
;; live  gen 	 172 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 5 )->[27]->( 33 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 100 [cc] 173 174 175 176 177 179 180 184 194 202 329 331 332 334 335
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  gen 	 100 [cc] 173 174 175 176 177 179 180 184 194 202 329 331 332 334 335
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 27 )->[28]->( 33 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u347(7){ }u348(13){ }u349(102){ }u350(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 336
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 100 [cc] 336
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 28 )->[29]->( 33 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u355(7){ }u356(13){ }u357(102){ }u358(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 337
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 100 [cc] 337
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 29 )->[30]->( 33 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u363(7){ }u364(13){ }u365(102){ }u366(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 338
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 100 [cc] 338
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 30 )->[31]->( 33 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u371(7){ }u372(13){ }u373(102){ }u374(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 339
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 100 [cc] 339
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 31 )->[32]->( 33 34 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u379(7){ }u380(13){ }u381(102){ }u382(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 340
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 100 [cc] 340
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 31 29 30 28 27 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u387(7){ }u388(13){ }u389(102){ }u390(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 194 202 283
;; lr  def 	 187 191 194 195 199 202 342 343 345 347 348 350
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 187 191 194 195 199 202 342 343 345 347 348 350
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283

( 33 32 )->[34]->( 59 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u417(7){ }u418(13){ }u419(102){ }u420(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; lr  def 	 203 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
;; live  gen 	 203 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 2 )->[35]->( 41 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u434(7){ }u435(13){ }u436(102){ }u437(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 100 [cc] 204 205 206 207 208 211 212 216 226 234 353 355 356 358 359
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  gen 	 100 [cc] 204 205 206 207 208 211 212 216 226 234 353 355 356 358 359
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 35 )->[36]->( 41 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u476(7){ }u477(13){ }u478(102){ }u479(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 360
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 100 [cc] 360
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 36 )->[37]->( 41 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u484(7){ }u485(13){ }u486(102){ }u487(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 361
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 100 [cc] 361
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 37 )->[38]->( 41 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u492(7){ }u493(13){ }u494(102){ }u495(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 362
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 100 [cc] 362
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 38 )->[39]->( 41 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u500(7){ }u501(13){ }u502(102){ }u503(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 363
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 100 [cc] 363
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 39 )->[40]->( 41 42 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u508(7){ }u509(13){ }u510(102){ }u511(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 364
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 100 [cc] 364
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 39 37 38 36 35 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u516(7){ }u517(13){ }u518(102){ }u519(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 226 234 283
;; lr  def 	 219 223 226 227 231 234 366 367 369 371 372 374
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 219 223 226 227 231 234 366 367 369 371 372 374
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283

( 41 40 )->[42]->( 59 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u546(7){ }u547(13){ }u548(102){ }u549(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; lr  def 	 235 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
;; live  gen 	 235 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 8 )->[43]->( 49 44 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u563(7){ }u564(13){ }u565(102){ }u566(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 100 [cc] 236 237 238 239 240 242 243 247 250 376 378 379 381 382
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  gen 	 100 [cc] 236 237 238 239 240 242 243 247 250 376 378 379 381 382
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 43 )->[44]->( 49 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u601(7){ }u602(13){ }u603(102){ }u604(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 383
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 100 [cc] 383
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 44 )->[45]->( 49 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u609(7){ }u610(13){ }u611(102){ }u612(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 384
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 100 [cc] 384
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 45 )->[46]->( 49 47 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u617(7){ }u618(13){ }u619(102){ }u620(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 385
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 100 [cc] 385
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 46 )->[47]->( 49 48 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u625(7){ }u626(13){ }u627(102){ }u628(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 386
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 100 [cc] 386
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 47 )->[48]->( 49 50 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u633(7){ }u634(13){ }u635(102){ }u636(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 387
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 100 [cc] 387
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 47 45 46 44 43 48 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u641(7){ }u642(13){ }u643(102){ }u644(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 251 255 389 390
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 251 255 389 390
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283

( 49 48 )->[50]->( 59 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u653(7){ }u654(13){ }u655(102){ }u656(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; lr  def 	 256 257 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
;; live  gen 	 256 257 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 9 )->[51]->( 57 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u667(7){ }u668(13){ }u669(102){ }u670(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 100 [cc] 258 259 260 261 262 265 266 270 273 393 395 396 398 399
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; live  gen 	 100 [cc] 258 259 260 261 262 265 266 270 273 393 395 396 398 399
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 51 )->[52]->( 57 53 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u706(7){ }u707(13){ }u708(102){ }u709(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 400
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 100 [cc] 400
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 52 )->[53]->( 57 54 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u714(7){ }u715(13){ }u716(102){ }u717(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 401
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 100 [cc] 401
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 53 )->[54]->( 57 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u722(7){ }u723(13){ }u724(102){ }u725(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 402
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 100 [cc] 402
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 54 )->[55]->( 57 56 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u730(7){ }u731(13){ }u732(102){ }u733(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 403
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 100 [cc] 403
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 55 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u738(7){ }u739(13){ }u740(102){ }u741(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281
;; lr  def 	 100 [cc] 404
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 100 [cc] 404
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 55 53 54 52 51 56 )->[57]->( 58 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u746(7){ }u747(13){ }u748(102){ }u749(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
;; lr  def 	 274 278 406 407
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 274 278 406 407
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283

( 57 56 )->[58]->( 59 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u758(7){ }u759(13){ }u760(102){ }u761(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; lr  def 	 279 280
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
;; live  gen 	 279 280
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280

( 10 18 26 34 42 58 7 50 )->[59]->( 1 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u771(7){ }u772(13){ }u773(102){ }u774(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 59 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u778(0){ }u779(7){ }u780(13){ }u781(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 25 to worklist
  Adding insn 28 to worklist
  Adding insn 31 to worklist
  Adding insn 34 to worklist
  Adding insn 779 to worklist
  Adding insn 41 to worklist
  Adding insn 44 to worklist
  Adding insn 781 to worklist
  Adding insn 97 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 101 to worklist
  Adding insn 105 to worklist
  Adding insn 109 to worklist
  Adding insn 113 to worklist
  Adding insn 117 to worklist
  Adding insn 783 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 152 to worklist
  Adding insn 150 to worklist
  Adding insn 226 to worklist
  Adding insn 200 to worklist
  Adding insn 197 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 230 to worklist
  Adding insn 234 to worklist
  Adding insn 238 to worklist
  Adding insn 242 to worklist
  Adding insn 246 to worklist
  Adding insn 785 to worklist
  Adding insn 293 to worklist
  Adding insn 289 to worklist
  Adding insn 282 to worklist
  Adding insn 280 to worklist
  Adding insn 355 to worklist
  Adding insn 330 to worklist
  Adding insn 327 to worklist
  Adding insn 324 to worklist
  Adding insn 322 to worklist
  Adding insn 320 to worklist
  Adding insn 359 to worklist
  Adding insn 363 to worklist
  Adding insn 367 to worklist
  Adding insn 371 to worklist
  Adding insn 375 to worklist
  Adding insn 787 to worklist
  Adding insn 422 to worklist
  Adding insn 418 to worklist
  Adding insn 411 to worklist
  Adding insn 409 to worklist
  Adding insn 485 to worklist
  Adding insn 459 to worklist
  Adding insn 456 to worklist
  Adding insn 453 to worklist
  Adding insn 451 to worklist
  Adding insn 449 to worklist
  Adding insn 489 to worklist
  Adding insn 493 to worklist
  Adding insn 497 to worklist
  Adding insn 501 to worklist
  Adding insn 505 to worklist
  Adding insn 789 to worklist
  Adding insn 552 to worklist
  Adding insn 548 to worklist
  Adding insn 541 to worklist
  Adding insn 539 to worklist
  Adding insn 608 to worklist
  Adding insn 585 to worklist
  Adding insn 582 to worklist
  Adding insn 580 to worklist
  Adding insn 578 to worklist
  Adding insn 612 to worklist
  Adding insn 616 to worklist
  Adding insn 620 to worklist
  Adding insn 624 to worklist
  Adding insn 628 to worklist
  Adding insn 639 to worklist
  Adding insn 634 to worklist
  Adding insn 791 to worklist
  Adding insn 655 to worklist
  Adding insn 651 to worklist
  Adding insn 650 to worklist
  Adding insn 643 to worklist
  Adding insn 711 to worklist
  Adding insn 687 to worklist
  Adding insn 684 to worklist
  Adding insn 682 to worklist
  Adding insn 680 to worklist
  Adding insn 715 to worklist
  Adding insn 719 to worklist
  Adding insn 723 to worklist
  Adding insn 727 to worklist
  Adding insn 731 to worklist
  Adding insn 742 to worklist
  Adding insn 737 to worklist
  Adding insn 757 to worklist
  Adding insn 753 to worklist
  Adding insn 746 to worklist
  Adding insn 774 to worklist
Finished finding needed instructions:
processing block 59 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 773 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 12 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 6 to worklist
  Adding insn 154 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 123 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 112 to worklist
  Adding insn 111 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 108 to worklist
  Adding insn 107 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 132 139 281 283
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 839 to worklist
  Adding insn 838 to worklist
  Adding insn 65 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
  Adding insn 33 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 8 to worklist
  Adding insn 413 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 402 to worklist
  Adding insn 400 to worklist
  Adding insn 399 to worklist
  Adding insn 398 to worklist
  Adding insn 396 to worklist
  Adding insn 393 to worklist
  Adding insn 390 to worklist
  Adding insn 388 to worklist
  Adding insn 387 to worklist
  Adding insn 386 to worklist
  Adding insn 384 to worklist
  Adding insn 381 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 374 to worklist
  Adding insn 373 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 370 to worklist
  Adding insn 369 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 366 to worklist
  Adding insn 365 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 362 to worklist
  Adding insn 361 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 358 to worklist
  Adding insn 357 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179 194 202 281 283
  Adding insn 354 to worklist
  Adding insn 353 to worklist
  Adding insn 350 to worklist
  Adding insn 348 to worklist
  Adding insn 347 to worklist
  Adding insn 346 to worklist
  Adding insn 344 to worklist
  Adding insn 341 to worklist
  Adding insn 338 to worklist
  Adding insn 337 to worklist
  Adding insn 823 to worklist
  Adding insn 822 to worklist
  Adding insn 321 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
  Adding insn 30 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 7 to worklist
  Adding insn 284 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 273 to worklist
  Adding insn 271 to worklist
  Adding insn 270 to worklist
  Adding insn 269 to worklist
  Adding insn 267 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 259 to worklist
  Adding insn 258 to worklist
  Adding insn 257 to worklist
  Adding insn 255 to worklist
  Adding insn 252 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 245 to worklist
  Adding insn 244 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 237 to worklist
  Adding insn 236 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 233 to worklist
  Adding insn 232 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 229 to worklist
  Adding insn 228 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 163 171 281 283
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 209 to worklist
  Adding insn 207 to worklist
  Adding insn 831 to worklist
  Adding insn 830 to worklist
  Adding insn 191 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
  Adding insn 27 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 13 to worklist
processing block 58 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 11 to worklist
  Adding insn 748 to worklist
processing block 57 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 741 to worklist
  Adding insn 740 to worklist
  Adding insn 738 to worklist
processing block 56 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 730 to worklist
  Adding insn 729 to worklist
processing block 55 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 726 to worklist
  Adding insn 725 to worklist
processing block 54 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 722 to worklist
  Adding insn 721 to worklist
processing block 53 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 718 to worklist
  Adding insn 717 to worklist
processing block 52 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 714 to worklist
  Adding insn 713 to worklist
processing block 51 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 265 273 281 283
  Adding insn 710 to worklist
  Adding insn 709 to worklist
  Adding insn 706 to worklist
  Adding insn 704 to worklist
  Adding insn 703 to worklist
  Adding insn 702 to worklist
  Adding insn 700 to worklist
  Adding insn 697 to worklist
  Adding insn 694 to worklist
  Adding insn 692 to worklist
  Adding insn 799 to worklist
  Adding insn 798 to worklist
  Adding insn 681 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 283
  Adding insn 43 to worklist
processing block 50 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 10 to worklist
  Adding insn 645 to worklist
processing block 49 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 638 to worklist
  Adding insn 637 to worklist
  Adding insn 635 to worklist
processing block 48 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 627 to worklist
  Adding insn 626 to worklist
processing block 47 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 623 to worklist
  Adding insn 622 to worklist
processing block 46 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 619 to worklist
  Adding insn 618 to worklist
processing block 45 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 615 to worklist
  Adding insn 614 to worklist
processing block 44 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 611 to worklist
  Adding insn 610 to worklist
processing block 43 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 242 250 281 283
  Adding insn 607 to worklist
  Adding insn 606 to worklist
  Adding insn 603 to worklist
  Adding insn 601 to worklist
  Adding insn 600 to worklist
  Adding insn 599 to worklist
  Adding insn 597 to worklist
  Adding insn 594 to worklist
  Adding insn 591 to worklist
  Adding insn 590 to worklist
  Adding insn 807 to worklist
  Adding insn 806 to worklist
  Adding insn 579 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
  Adding insn 40 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 281 282 283
processing block 42 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 280
  Adding insn 9 to worklist
  Adding insn 543 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 532 to worklist
  Adding insn 530 to worklist
  Adding insn 529 to worklist
  Adding insn 528 to worklist
  Adding insn 526 to worklist
  Adding insn 523 to worklist
  Adding insn 520 to worklist
  Adding insn 518 to worklist
  Adding insn 517 to worklist
  Adding insn 516 to worklist
  Adding insn 514 to worklist
  Adding insn 511 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 504 to worklist
  Adding insn 503 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 500 to worklist
  Adding insn 499 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 496 to worklist
  Adding insn 495 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 492 to worklist
  Adding insn 491 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 488 to worklist
  Adding insn 487 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 211 226 234 281 283
  Adding insn 484 to worklist
  Adding insn 483 to worklist
  Adding insn 480 to worklist
  Adding insn 478 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
  Adding insn 474 to worklist
  Adding insn 471 to worklist
  Adding insn 468 to worklist
  Adding insn 466 to worklist
  Adding insn 815 to worklist
  Adding insn 814 to worklist
  Adding insn 450 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 281 282 283
  Adding insn 19 to worklist
  Adding insn 4 to worklist
  Adding insn 778 to worklist
  Adding insn 3 to worklist
  Adding insn 777 to worklist
  Adding insn 2 to worklist
  Adding insn 776 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 60 n_edges 102 count 60 (    1)

Pass 0 for finding pseudo/allocno costs


  r411 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r410 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r409 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r407 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r406 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r404 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r403 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:986 VFP_LO_REGS:986 ALL_REGS:986 MEM:510
  r402 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r401 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2030 VFP_LO_REGS:2030 ALL_REGS:2030 MEM:1050
  r400 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2900 VFP_LO_REGS:2900 ALL_REGS:2900 MEM:1500
  r399 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4118 VFP_LO_REGS:4118 ALL_REGS:4118 MEM:2130
  r398 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r396 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r395 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r393 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r390 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r389 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r387 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r386 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:986 VFP_LO_REGS:986 ALL_REGS:986 MEM:510
  r385 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r384 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2030 VFP_LO_REGS:2030 ALL_REGS:2030 MEM:1050
  r383 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2900 VFP_LO_REGS:2900 ALL_REGS:2900 MEM:1500
  r382 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4118 VFP_LO_REGS:4118 ALL_REGS:4118 MEM:2130
  r381 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r379 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r378 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r376 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r374 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r372 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r371 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r369 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r367 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r366 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r364 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r363 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:986 VFP_LO_REGS:986 ALL_REGS:986 MEM:510
  r362 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r361 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2030 VFP_LO_REGS:2030 ALL_REGS:2030 MEM:1050
  r360 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2900 VFP_LO_REGS:2900 ALL_REGS:2900 MEM:1500
  r359 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4118 VFP_LO_REGS:4118 ALL_REGS:4118 MEM:2130
  r358 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r356 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r355 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r353 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r350 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r348 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r347 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r345 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r343 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r342 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r340 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r339 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:986 VFP_LO_REGS:986 ALL_REGS:986 MEM:510
  r338 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r337 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2030 VFP_LO_REGS:2030 ALL_REGS:2030 MEM:1050
  r336 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2900 VFP_LO_REGS:2900 ALL_REGS:2900 MEM:1500
  r335 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4118 VFP_LO_REGS:4118 ALL_REGS:4118 MEM:2130
  r334 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r332 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r331 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r329 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r327 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r325 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r324 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r322 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r320 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r319 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r317 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r316 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:986 VFP_LO_REGS:986 ALL_REGS:986 MEM:510
  r315 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r314 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2030 VFP_LO_REGS:2030 ALL_REGS:2030 MEM:1050
  r313 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2900 VFP_LO_REGS:2900 ALL_REGS:2900 MEM:1500
  r312 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4118 VFP_LO_REGS:4118 ALL_REGS:4118 MEM:2130
  r311 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r309 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r308 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r306 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r303 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r301 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r300 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r299 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r297 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r296 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r294 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:696 VFP_LO_REGS:696 ALL_REGS:696 MEM:360
  r293 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:986 VFP_LO_REGS:986 ALL_REGS:986 MEM:510
  r292 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r291 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2030 VFP_LO_REGS:2030 ALL_REGS:2030 MEM:1050
  r290 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:2900 VFP_LO_REGS:2900 ALL_REGS:2900 MEM:1500
  r289 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4118 VFP_LO_REGS:4118 ALL_REGS:4118 MEM:2130
  r288 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r287 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r286 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r285 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r283 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:95140 VFP_LO_REGS:95140 ALL_REGS:95140 MEM:57760
  r282 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:100000 VFP_LO_REGS:100000 ALL_REGS:100000 MEM:61000
  r281 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:163900 VFP_LO_REGS:163900 ALL_REGS:163900 MEM:103600
  r280 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:31604 VFP_LO_REGS:31604 ALL_REGS:31604 MEM:15930
  r279 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r278 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r274 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r273 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r270 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r266 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r265 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r262 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r261 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r260 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r259 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r258 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r257 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r256 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r255 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r251 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r250 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r247 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r243 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r242 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r240 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r239 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r238 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r237 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r236 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r235 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r234 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r231 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r227 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r226 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r223 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r219 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r216 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r212 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r211 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r208 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r207 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r206 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r205 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r204 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r203 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r202 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r195 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r194 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r184 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r180 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r179 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r176 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r175 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r174 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r173 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r172 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r171 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r163 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r148 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r144 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r143 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r142 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r141 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r140 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r139 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r132 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r119 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r116 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r115 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r114 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r113 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840


Pass 1 for finding pseudo/allocno costs

    r411: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r410: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r409: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r408: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r407: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r406: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r405: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r404: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r403: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r402: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r401: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r400: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r399: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r398: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r397: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r396: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r395: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r394: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r393: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r392: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r391: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r390: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r389: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r388: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r387: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r386: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r385: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r384: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r383: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r382: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r381: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r380: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r379: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r378: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r377: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r376: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r375: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r374: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r373: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r372: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r371: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r370: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r369: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r368: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r367: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r366: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r365: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r364: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r363: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r362: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r361: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r360: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r359: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r358: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r357: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r356: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r355: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r354: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r353: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r352: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r351: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r350: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r349: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r348: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r347: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r346: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r345: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r344: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r343: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r342: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r341: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r340: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r339: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r338: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r337: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r336: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r335: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r334: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r333: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r332: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r331: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r330: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r329: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r328: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r327: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r326: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r325: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r324: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r323: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r322: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r321: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r320: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r319: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r318: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r317: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r316: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r315: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r314: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r313: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r312: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r311: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r310: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r309: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r308: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r307: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r306: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r305: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r304: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r303: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r302: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r301: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r300: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r299: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r298: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r297: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r296: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r295: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r294: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r293: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r292: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r291: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r290: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r289: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r288: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r287: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r285: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r284: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r281: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r280: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r279: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r278: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r277: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r274: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r273: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r272: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r271: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r269: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r268: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r267: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r266: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r265: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r264: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r263: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r261: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r258: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r256: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r255: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r250: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r239: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r236: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r231: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r226: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r411 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r410 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r409 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r407 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r406 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r404 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r403 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r402 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r401 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r400 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r399 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r398 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r396 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r395 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r393 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r390 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r389 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r387 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r386 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r385 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r384 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r383 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r382 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r381 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r379 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r378 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r376 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r374 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r372 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r371 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r369 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r367 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r366 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r364 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r363 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r362 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r361 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r360 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r359 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r358 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r356 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r355 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r353 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r350 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r348 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r347 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r345 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r343 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r342 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r340 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r339 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r338 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r337 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r336 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r335 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r334 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r332 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r331 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r329 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r327 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r325 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r324 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r322 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r320 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r319 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r317 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r316 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r315 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r314 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r313 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r312 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r311 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r309 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r308 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r306 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r303 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r301 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r300 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r299 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r297 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r296 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r294 costs: LO_REGS:0 HI_REGS:48 CALLER_SAVE_REGS:48 EVEN_REG:48 GENERAL_REGS:48 VFP_D0_D7_REGS:720 VFP_LO_REGS:720 ALL_REGS:720 MEM:480
  r293 costs: LO_REGS:0 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r292 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r291 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r290 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r289 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r288 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r287 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r286 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r285 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r283 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:100140 VFP_LO_REGS:100140 ALL_REGS:100140 MEM:66760
  r282 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r281 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:168900 VFP_LO_REGS:168900 ALL_REGS:168900 MEM:112600
  r280 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:47790 VFP_LO_REGS:47790 ALL_REGS:32790 MEM:31860
  r279 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r278 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r274 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r273 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r270 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r266 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r265 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r262 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r261 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r260 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r259 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r258 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r257 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:2130 VFP_LO_REGS:2130 ALL_REGS:2130 MEM:1420
  r256 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r255 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r251 costs: LO_REGS:0 HI_REGS:252 CALLER_SAVE_REGS:252 EVEN_REG:252 GENERAL_REGS:252 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r250 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r247 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r243 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r242 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r240 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r239 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r238 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r237 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r236 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r235 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r234 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r231 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r227 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r226 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r223 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r219 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r216 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r212 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r211 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r208 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r207 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r206 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r205 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r204 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r203 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r202 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r195 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r194 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r184 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r180 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r179 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r176 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r175 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r174 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r173 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r172 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r171 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r163 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r148 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r144 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r143 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r142 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r141 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r140 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r139 costs: LO_REGS:0 HI_REGS:568 CALLER_SAVE_REGS:568 EVEN_REG:568 GENERAL_REGS:568 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r132 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:8040 VFP_LO_REGS:8040 ALL_REGS:8040 MEM:5360
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r119 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8520 VFP_LO_REGS:8520 ALL_REGS:8520 MEM:5680
  r116 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r115 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r114 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840
  r113 costs: LO_REGS:0 HI_REGS:284 CALLER_SAVE_REGS:284 EVEN_REG:284 GENERAL_REGS:284 VFP_D0_D7_REGS:4260 VFP_LO_REGS:4260 ALL_REGS:4260 MEM:2840

;;   ======================================================
;;   -- basic block 2 from 776 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 777 r410=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 776 r409=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 778 r411=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r282=r410                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r281=r409                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r283=r411                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 cc=cmp(r282,0x1000)                     :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 pc={(cc==0)?L433:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 16
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 25 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 pc={(gtu(cc,0))?L38:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 25
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 27 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 cc=cmp(r282,0x10)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 pc={(cc==0)?L174:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 27
;;   new tail = 28

;;   ======================================================
;;   -- basic block 5 from 30 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 cc=cmp(r282,0x100)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 pc={(cc==0)?L304:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 30
;;   new tail = 31

;;   ======================================================
;;   -- basic block 6 from 33 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 cc=cmp(r282,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  34 pc={(cc==0)?L48:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 33
;;   new tail = 34

;;   ======================================================
;;   -- basic block 7 from 12 to 779 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r280=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 779 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 12
;;   new tail = 779

;;   ======================================================
;;   -- basic block 8 from 40 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  40 cc=cmp(r282,0x10000)                    :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 pc={(cc==0)?L563:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 40
;;   new tail = 41

;;   ======================================================
;;   -- basic block 9 from 43 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 cc=cmp(r282,0x100000)                   :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 pc={(cc==0)?L665:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 43
;;   new tail = 44

;;   ======================================================
;;   -- basic block 10 from 13 to 781 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 r280=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 781 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 13
;;   new tail = 781

;;   ======================================================
;;   -- basic block 11 from 50 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 loc r283                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r113=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 r114=r113&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  66 [r281+0x20]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  68 r115=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  69 loc r115                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 r139=[r281+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  72 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  74 r116=[r281+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  75 loc r116                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  77 loc r116&0xfffffffffffffffc             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  85 r120=r115&0xfffffffffffffffd            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 838 r117=r116&0xfffffffffffeffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 839 r117=r117&0xffffffffffffff8c            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  88 r287=[r283+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  89 r286=r120|r287                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  90 r123=r286&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  81 r285=[r283]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  82 r119=r117|r285                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  83 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  86 loc [r283+0x10]|r120                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  91 r288=[r283+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  92 r132=r123|r288                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  93 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  95 r289=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  96 cc=cmp(r281,r289)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  97 pc={(cc==0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 50
;;   new tail = 97

;;   ======================================================
;;   -- basic block 12 from 99 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  99 r290=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 100 cc=cmp(r281,r290)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 101 pc={(cc==0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 99
;;   new tail = 101

;;   ======================================================
;;   -- basic block 13 from 103 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 r291=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 cc=cmp(r281,r291)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 105 pc={(cc==0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 105

;;   ======================================================
;;   -- basic block 14 from 107 to 109 -- before reload
;;   ======================================================

;;	  0--> b  0: i 107 r292=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 cc=cmp(r281,r292)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 109 pc={(cc==0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 107
;;   new tail = 109

;;   ======================================================
;;   -- basic block 15 from 111 to 113 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 r293=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 112 cc=cmp(r281,r293)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 113 pc={(cc==0)?L118:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 111
;;   new tail = 113

;;   ======================================================
;;   -- basic block 16 from 115 to 117 -- before reload
;;   ======================================================

;;	  0--> b  0: i 115 r294=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 116 cc=cmp(r281,r294)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 117 pc={(cc!=0)?L145:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 115
;;   new tail = 117

;;   ======================================================
;;   -- basic block 17 from 120 to 144 -- before reload
;;   ======================================================

;;	  0--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 r125=r132&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 loc [r283+0x14]<<0x2|r125               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 135 r133=r139&0xfffffffffffffeff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r296=[r283+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 128 r297=r296<<0x2|r125                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 129 r129=r297&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 138 r301=[r283+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 139 r300=r133|r301                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 140 r136=r300&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 130 r299=[r283+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 132 r132=r299<<0x2|r129                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 133 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 136 loc [r283+0x18]|r133                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 141 r303=[r283+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 143 r139=r303<<0x1|r136                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 144 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 120
;;   new tail = 144

;;   ======================================================
;;   -- basic block 18 from 147 to 783 -- before reload
;;   ======================================================

;;	  0--> b  0: i 147 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 r140=[r283+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 150 [r281+0x4]=r139                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r280=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 152 [r281+0x18]=r119                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 155 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 156 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 159 [r281+0x34]=r140                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 160 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 161 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 163 [r281+0x20]=r132                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 165 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 166 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 167 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 168 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 169 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 170 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 783 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 147
;;   new tail = 783

;;   ======================================================
;;   -- basic block 19 from 176 to 226 -- before reload
;;   ======================================================

;;	  0--> b  0: i 176 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 177 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 178 loc r283                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 185 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 189 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 190 r141=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 191 r142=r141&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 192 [r281+0x20]=r142                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 193 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 194 r143=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 195 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 197 r171=[r281+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 198 loc r171                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 200 r144=[r281+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 201 loc r144                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 202 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 203 loc r144&0xfffffffffffffcff             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 212 r149=r143&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 830 r145=r144&0xfffffffffeffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 831 r145=r145&0xffffffffffff8cff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 215 r308=[r283+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 217 r309=r308<<0x4|r149                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 218 r153=r309&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 207 r306=[r283]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i 209 r148=r306<<0x8|r145                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 210 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 213 loc [r283+0x10]<<0x4|r149               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 214 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 219 r311=[r283+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 221 r163=r311<<0x4|r153                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 222 loc r163                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 224 r312=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 225 cc=cmp(r281,r312)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 226 pc={(cc==0)?L247:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 176
;;   new tail = 226

;;   ======================================================
;;   -- basic block 20 from 228 to 230 -- before reload
;;   ======================================================

;;	  0--> b  0: i 228 r313=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 229 cc=cmp(r281,r313)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 230 pc={(cc==0)?L247:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 228
;;   new tail = 230

;;   ======================================================
;;   -- basic block 21 from 232 to 234 -- before reload
;;   ======================================================

;;	  0--> b  0: i 232 r314=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 233 cc=cmp(r281,r314)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 234 pc={(cc==0)?L247:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 232
;;   new tail = 234

;;   ======================================================
;;   -- basic block 22 from 236 to 238 -- before reload
;;   ======================================================

;;	  0--> b  0: i 236 r315=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 237 cc=cmp(r281,r315)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 238 pc={(cc==0)?L247:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 236
;;   new tail = 238

;;   ======================================================
;;   -- basic block 23 from 240 to 242 -- before reload
;;   ======================================================

;;	  0--> b  0: i 240 r316=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 241 cc=cmp(r281,r316)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 242 pc={(cc==0)?L247:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 240
;;   new tail = 242

;;   ======================================================
;;   -- basic block 24 from 244 to 246 -- before reload
;;   ======================================================

;;	  0--> b  0: i 244 r317=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 245 cc=cmp(r281,r317)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 246 pc={(cc!=0)?L275:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 244
;;   new tail = 246

;;   ======================================================
;;   -- basic block 25 from 249 to 274 -- before reload
;;   ======================================================

;;	  0--> b  0: i 249 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 250 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 251 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 252 r156=r163&0xffffffffffffff7f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 253 loc [r283+0x14]<<0x6|r156               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 254 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 264 r164=r171&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 255 r319=[r283+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 257 r320=r319<<0x6|r156                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 258 r160=r320&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 267 r324=[r283+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 269 r325=r324<<0x2|r164                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 270 r168=r325&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 259 r322=[r283+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 261 r163=r322<<0x6|r160                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 262 loc r163                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 265 loc [r283+0x18]<<0x2|r164               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 271 r327=[r283+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 273 r171=r327<<0x3|r168                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 274 loc r171                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 249
;;   new tail = 274

;;   ======================================================
;;   -- basic block 26 from 277 to 785 -- before reload
;;   ======================================================

;;	  0--> b  0: i 277 loc r171                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 278 loc r163                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 279 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 284 r172=[r283+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 280 [r281+0x4]=r171                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 281 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r280=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 282 [r281+0x18]=r148                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 283 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 285 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 286 loc r172                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 287 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 288 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 289 [r281+0x38]=r172                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 290 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 291 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 292 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 293 [r281+0x20]=r163                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 294 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 295 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 296 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 297 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 298 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 299 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 300 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 301 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 785 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 277
;;   new tail = 785

;;   ======================================================
;;   -- basic block 27 from 306 to 355 -- before reload
;;   ======================================================

;;	  0--> b  0: i 306 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 307 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 308 loc r283                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 309 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 311 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 312 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 313 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 314 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 315 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 316 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 317 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 318 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 319 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 320 r173=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 321 r174=r173&0xfffffffffffffeff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 322 [r281+0x20]=r174                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 323 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 324 r175=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 325 loc r175                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 326 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 327 r202=[r281+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 328 loc r202                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 330 r176=[r281+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 331 loc r176                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 332 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 333 loc r176&0xfffffffffffffffc             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 334 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 341 r180=r175&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 822 r177=r176&0xfffffffffffeffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 823 r177=r177&0xffffffffffffff8c            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 344 r331=[r283+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 346 r332=r331<<0x8|r180                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 347 r184=r332&0xfffffffffffffeff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 337 r329=[r283]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i 338 r179=r177|r329                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 339 loc r179                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 340 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 342 loc [r283+0x10]<<0x8|r180               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 343 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 348 r334=[r283+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 350 r194=r334<<0x8|r184                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 351 loc r194                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 352 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 353 r335=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 354 cc=cmp(r281,r335)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 355 pc={(cc==0)?L376:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 306
;;   new tail = 355

;;   ======================================================
;;   -- basic block 28 from 357 to 359 -- before reload
;;   ======================================================

;;	  0--> b  0: i 357 r336=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 358 cc=cmp(r281,r336)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 359 pc={(cc==0)?L376:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 357
;;   new tail = 359

;;   ======================================================
;;   -- basic block 29 from 361 to 363 -- before reload
;;   ======================================================

;;	  0--> b  0: i 361 r337=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 362 cc=cmp(r281,r337)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 363 pc={(cc==0)?L376:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 361
;;   new tail = 363

;;   ======================================================
;;   -- basic block 30 from 365 to 367 -- before reload
;;   ======================================================

;;	  0--> b  0: i 365 r338=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 366 cc=cmp(r281,r338)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 367 pc={(cc==0)?L376:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 365
;;   new tail = 367

;;   ======================================================
;;   -- basic block 31 from 369 to 371 -- before reload
;;   ======================================================

;;	  0--> b  0: i 369 r339=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 370 cc=cmp(r281,r339)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 371 pc={(cc==0)?L376:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 369
;;   new tail = 371

;;   ======================================================
;;   -- basic block 32 from 373 to 375 -- before reload
;;   ======================================================

;;	  0--> b  0: i 373 r340=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 374 cc=cmp(r281,r340)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 375 pc={(cc!=0)?L404:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 373
;;   new tail = 375

;;   ======================================================
;;   -- basic block 33 from 378 to 403 -- before reload
;;   ======================================================

;;	  0--> b  0: i 378 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 379 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 380 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 381 r187=r194&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 382 loc [r283+0x14]<<0xa|r187               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 383 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 393 r195=r202&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 384 r342=[r283+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 386 r343=r342<<0xa|r187                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 387 r191=r343&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 396 r347=[r283+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 398 r348=r347<<0x4|r195                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 399 r199=r348&0xffffffffffffdfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 388 r345=[r283+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 390 r194=r345<<0xa|r191                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 391 loc r194                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 392 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 394 loc [r283+0x18]<<0x4|r195               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 395 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 400 r350=[r283+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 402 r202=r350<<0x5|r199                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 403 loc r202                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 378
;;   new tail = 403

;;   ======================================================
;;   -- basic block 34 from 406 to 787 -- before reload
;;   ======================================================

;;	  0--> b  0: i 406 loc r202                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 407 loc r194                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 408 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 413 r203=[r283+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 409 [r281+0x4]=r202                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 410 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r280=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 411 [r281+0x1c]=r179                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 412 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 414 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 415 loc r203                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 416 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 417 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 418 [r281+0x3c]=r203                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 419 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 420 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 421 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 422 [r281+0x20]=r194                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 423 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 424 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 425 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 426 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 427 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 428 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 429 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 430 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 787 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 406
;;   new tail = 787

;;   ======================================================
;;   -- basic block 35 from 435 to 485 -- before reload
;;   ======================================================

;;	  0--> b  0: i 435 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 436 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 437 loc r283                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 438 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 439 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 440 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 441 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 442 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 443 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 444 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 445 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 446 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 447 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 448 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 449 r204=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 450 r205=r204&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 451 [r281+0x20]=r205                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 452 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 453 r206=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 454 loc r206                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 455 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 456 r234=[r281+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 457 loc r234                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 458 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 459 r207=[r281+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 460 loc r207                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 461 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 462 loc r207&0xfffffffffffffcff             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 463 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 471 r212=r206&0xffffffffffffdfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 814 r208=r207&0xfffffffffeffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 815 r208=r208&0xffffffffffff8cff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 474 r355=[r283+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 476 r356=r355<<0xc|r212                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 477 r216=r356&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 466 r353=[r283]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i 468 r211=r353<<0x8|r208                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 469 loc r211                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 470 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 472 loc [r283+0x10]<<0xc|r212               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 473 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 478 r358=[r283+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 480 r226=r358<<0xc|r216                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 481 loc r226                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 482 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 483 r359=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 484 cc=cmp(r281,r359)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i 485 pc={(cc==0)?L506:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 435
;;   new tail = 485

;;   ======================================================
;;   -- basic block 36 from 487 to 489 -- before reload
;;   ======================================================

;;	  0--> b  0: i 487 r360=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 488 cc=cmp(r281,r360)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 489 pc={(cc==0)?L506:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 487
;;   new tail = 489

;;   ======================================================
;;   -- basic block 37 from 491 to 493 -- before reload
;;   ======================================================

;;	  0--> b  0: i 491 r361=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 492 cc=cmp(r281,r361)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 493 pc={(cc==0)?L506:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 491
;;   new tail = 493

;;   ======================================================
;;   -- basic block 38 from 495 to 497 -- before reload
;;   ======================================================

;;	  0--> b  0: i 495 r362=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 496 cc=cmp(r281,r362)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 497 pc={(cc==0)?L506:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 495
;;   new tail = 497

;;   ======================================================
;;   -- basic block 39 from 499 to 501 -- before reload
;;   ======================================================

;;	  0--> b  0: i 499 r363=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 500 cc=cmp(r281,r363)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 501 pc={(cc==0)?L506:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 499
;;   new tail = 501

;;   ======================================================
;;   -- basic block 40 from 503 to 505 -- before reload
;;   ======================================================

;;	  0--> b  0: i 503 r364=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 504 cc=cmp(r281,r364)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 505 pc={(cc!=0)?L534:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 503
;;   new tail = 505

;;   ======================================================
;;   -- basic block 41 from 508 to 533 -- before reload
;;   ======================================================

;;	  0--> b  0: i 508 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 509 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 510 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 511 r219=r226&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 512 loc [r283+0x14]<<0xe|r219               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 513 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 523 r227=r234&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 514 r366=[r283+0x14]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 516 r367=r366<<0xe|r219                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 517 r223=r367&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 526 r371=[r283+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 528 r372=r371<<0x6|r227                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 529 r231=r372&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 518 r369=[r283+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 520 r226=r369<<0xe|r223                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 521 loc r226                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 522 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 524 loc [r283+0x18]<<0x6|r227               :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 525 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 530 r374=[r283+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 532 r234=r374<<0x7|r231                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 533 loc r234                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 508
;;   new tail = 533

;;   ======================================================
;;   -- basic block 42 from 536 to 789 -- before reload
;;   ======================================================

;;	  0--> b  0: i 536 loc r234                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 537 loc r226                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 538 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 543 r235=[r283+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 539 [r281+0x4]=r234                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 540 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r280=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 541 [r281+0x1c]=r211                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 542 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 544 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 545 loc r235                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 546 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 547 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 548 [r281+0x40]=r235                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 549 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 550 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 551 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 552 [r281+0x20]=r226                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 553 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 554 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 555 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 556 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 557 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 558 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 559 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 560 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 789 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 536
;;   new tail = 789

;;   ======================================================
;;   -- basic block 43 from 565 to 608 -- before reload
;;   ======================================================

;;	  0--> b  0: i 565 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 566 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 567 loc r283                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 568 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 569 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 570 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 571 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 572 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 573 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 574 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 575 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 576 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 577 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 578 r236=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 590 r376=[r283]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 579 r237=r236&0xfffffffffffeffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 580 [r281+0x20]=r237                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 581 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 582 r238=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 583 loc r238                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 584 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 585 r239=[r281+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 586 loc r239                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 587 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 594 r243=r238&0xfffffffffffdffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 806 r240=r239&0xfffffffffffeffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 807 r240=r240&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 591 r242=r240|r376                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 592 loc r242                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 593 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 595 loc [r283+0x10]<<0x10|r243              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 596 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 597 r378=[r283+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 599 r379=r378<<0x10|r243                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 601 r381=[r283+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 600 r247=r379&0xfffffffffffeffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i 603 r250=r381<<0x10|r247                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 604 loc r250                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 605 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 606 r382=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 607 cc=cmp(r281,r382)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 608 pc={(cc==0)?L629:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 565
;;   new tail = 608

;;   ======================================================
;;   -- basic block 44 from 610 to 612 -- before reload
;;   ======================================================

;;	  0--> b  0: i 610 r383=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 611 cc=cmp(r281,r383)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 612 pc={(cc==0)?L629:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 610
;;   new tail = 612

;;   ======================================================
;;   -- basic block 45 from 614 to 616 -- before reload
;;   ======================================================

;;	  0--> b  0: i 614 r384=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 615 cc=cmp(r281,r384)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 616 pc={(cc==0)?L629:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 614
;;   new tail = 616

;;   ======================================================
;;   -- basic block 46 from 618 to 620 -- before reload
;;   ======================================================

;;	  0--> b  0: i 618 r385=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 619 cc=cmp(r281,r385)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 620 pc={(cc==0)?L629:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 618
;;   new tail = 620

;;   ======================================================
;;   -- basic block 47 from 622 to 624 -- before reload
;;   ======================================================

;;	  0--> b  0: i 622 r386=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 623 cc=cmp(r281,r386)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 624 pc={(cc==0)?L629:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 622
;;   new tail = 624

;;   ======================================================
;;   -- basic block 48 from 626 to 628 -- before reload
;;   ======================================================

;;	  0--> b  0: i 626 r387=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 627 cc=cmp(r281,r387)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 628 pc={(cc!=0)?L640:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 626
;;   new tail = 628

;;   ======================================================
;;   -- basic block 49 from 631 to 639 -- before reload
;;   ======================================================

;;	  0--> b  0: i 631 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 632 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 633 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 634 r251=[r281+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 637 r390=r251&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 635 r389=[r283+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 638 r255=r389<<0x8|r390                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 639 [r281+0x4]=r255                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 631
;;   new tail = 639

;;   ======================================================
;;   -- basic block 50 from 642 to 791 -- before reload
;;   ======================================================

;;	  0--> b  0: i 642 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 643 [r281+0x50]=r242                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 644 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 645 r256=[r283+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 646 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 647 loc r256                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 648 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 649 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 650 r257=[r281+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r280=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 651 [r281+0x48]=r256                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 652 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 653 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 654 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 655 [r281+0x20]=r250                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 656 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 657 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 658 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 659 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 660 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 661 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 662 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 791 pc=L765                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 642
;;   new tail = 791

;;   ======================================================
;;   -- basic block 51 from 667 to 711 -- before reload
;;   ======================================================

;;	  0--> b  0: i 667 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 668 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 669 loc r283                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 670 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 671 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 672 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 673 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 674 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 675 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 676 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 677 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 678 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 679 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 680 r258=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 692 r393=[r283]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 681 r259=r258&0xffffffffffefffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 682 [r281+0x20]=r259                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 683 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 684 r260=[r281+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 685 loc r260                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 686 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 687 r261=[r281+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 688 loc r261                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 689 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 697 r266=r260&0xffffffffffdfffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 798 r262=r261&0xfffffffffeffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 799 r262=r262&0xffffffffffff8fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 694 r265=r393<<0x8|r262                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 695 loc r265                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 696 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 698 loc [r283+0x10]<<0x14|r266              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 699 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 700 r395=[r283+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 702 r396=r395<<0x14|r266                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 704 r398=[r283+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 703 r270=r396&0xffffffffffefffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i 706 r273=r398<<0x14|r270                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 707 loc r273                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 708 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 709 r399=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 710 cc=cmp(r281,r399)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 711 pc={(cc==0)?L732:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 667
;;   new tail = 711

;;   ======================================================
;;   -- basic block 52 from 713 to 715 -- before reload
;;   ======================================================

;;	  0--> b  0: i 713 r400=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 714 cc=cmp(r281,r400)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 715 pc={(cc==0)?L732:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 713
;;   new tail = 715

;;   ======================================================
;;   -- basic block 53 from 717 to 719 -- before reload
;;   ======================================================

;;	  0--> b  0: i 717 r401=0x40014000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 718 cc=cmp(r281,r401)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 719 pc={(cc==0)?L732:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 717
;;   new tail = 719

;;   ======================================================
;;   -- basic block 54 from 721 to 723 -- before reload
;;   ======================================================

;;	  0--> b  0: i 721 r402=0x40014400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 722 cc=cmp(r281,r402)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 723 pc={(cc==0)?L732:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 721
;;   new tail = 723

;;   ======================================================
;;   -- basic block 55 from 725 to 727 -- before reload
;;   ======================================================

;;	  0--> b  0: i 725 r403=0x40014800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 726 cc=cmp(r281,r403)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 727 pc={(cc==0)?L732:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 725
;;   new tail = 727

;;   ======================================================
;;   -- basic block 56 from 729 to 731 -- before reload
;;   ======================================================

;;	  0--> b  0: i 729 r404=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 730 cc=cmp(r281,r404)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 731 pc={(cc!=0)?L743:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 729
;;   new tail = 731

;;   ======================================================
;;   -- basic block 57 from 734 to 742 -- before reload
;;   ======================================================

;;	  0--> b  0: i 734 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 735 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 736 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 737 r274=[r281+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 740 r407=r274&0xfffffffffffbffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 738 r406=[r283+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 741 r278=r406<<0xa|r407                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 742 [r281+0x4]=r278                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 734
;;   new tail = 742

;;   ======================================================
;;   -- basic block 58 from 745 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i 745 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 748 r279=[r283+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 746 [r281+0x50]=r265                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 747 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 749 loc r281                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 750 loc r279                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 751 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 752 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  11 r280=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 753 [r281+0x4c]=r279                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 754 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 755 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 756 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 757 [r281+0x20]=r273                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 758 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 759 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 760 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 761 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 762 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 763 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 764 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 745
;;   new tail = 764

;;   ======================================================
;;   -- basic block 59 from 767 to 774 -- before reload
;;   ======================================================

;;	  0--> b  0: i 767 loc r280#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 768 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 773 r0=r280                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 774 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 767
;;   new tail = 774


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_OC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,59u} r13={1d,59u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={42d,43u} r102={1d,59u} r103={1d,58u} r113={1d,1u} r114={1d,1u} r115={1d,2u} r116={1d,3u} r117={2d,2u} r119={1d,2u} r120={1d,2u} r123={1d,1u} r125={1d,2u} r129={1d,1u} r132={2d,5u} r133={1d,2u} r136={1d,1u} r139={2d,5u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r144={1d,3u} r145={2d,2u} r148={1d,2u} r149={1d,2u} r153={1d,1u} r156={1d,2u} r160={1d,1u} r163={2d,5u} r164={1d,2u} r168={1d,1u} r171={2d,5u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r175={1d,2u} r176={1d,3u} r177={2d,2u} r179={1d,2u} r180={1d,2u} r184={1d,1u} r187={1d,2u} r191={1d,1u} r194={2d,5u} r195={1d,2u} r199={1d,1u} r202={2d,5u} r203={1d,2u} r204={1d,1u} r205={1d,1u} r206={1d,2u} r207={1d,3u} r208={2d,2u} r211={1d,2u} r212={1d,2u} r216={1d,1u} r219={1d,2u} r223={1d,1u} r226={2d,5u} r227={1d,2u} r231={1d,1u} r234={2d,5u} r235={1d,2u} r236={1d,1u} r237={1d,1u} r238={1d,2u} r239={1d,2u} r240={2d,2u} r242={1d,2u} r243={1d,2u} r247={1d,1u} r250={1d,2u} r251={1d,1u} r255={1d,1u} r256={1d,2u} r257={1d} r258={1d,1u} r259={1d,1u} r260={1d,2u} r261={1d,2u} r262={2d,2u} r265={1d,2u} r266={1d,2u} r270={1d,1u} r273={1d,2u} r274={1d,1u} r278={1d,1u} r279={1d,2u} r280={8d,2u} r281={1d,103u,36e} r282={1d,6u} r283={1d,62u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r296={1d,1u} r297={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r303={1d,1u} r306={1d,1u} r308={1d,1u} r309={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r319={1d,1u} r320={1d,1u} r322={1d,1u} r324={1d,1u} r325={1d,1u} r327={1d,1u} r329={1d,1u} r331={1d,1u} r332={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,1u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r347={1d,1u} r348={1d,1u} r350={1d,1u} r353={1d,1u} r355={1d,1u} r356={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r366={1d,1u} r367={1d,1u} r369={1d,1u} r371={1d,1u} r372={1d,1u} r374={1d,1u} r376={1d,1u} r378={1d,1u} r379={1d,1u} r381={1d,1u} r382={1d,1u} r383={1d,1u} r384={1d,1u} r385={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,1u} r390={1d,1u} r393={1d,1u} r395={1d,1u} r396={1d,1u} r398={1d,1u} r399={1d,1u} r400={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r410={1d,1u} r411={1d,1u} 
;;    total ref usage 1018{269d,713u,36e} in 652{652 regular + 0 call} insns.
(note 1 0 14 NOTE_INSN_DELETED)
(note 14 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 14 16 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 16 5 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":417:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI result (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":417:15 -1
     (nil))
(debug_insn 18 17 777 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 -1
     (nil))
(insn 777 18 776 2 (set (reg:SI 410)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 776 777 778 2 (set (reg:SI 409)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 778 776 3 2 (set (reg:SI 411)
        (reg:SI 2 r2 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ TIM_OC_InitStruct ])
        (nil)))
(insn 3 778 2 2 (set (reg/v:SI 282 [ Channel ])
        (reg:SI 410)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 410)
        (nil)))
(insn 2 3 4 2 (set (reg/v/f:SI 281 [ TIMx ])
        (reg:SI 409)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 409)
        (nil)))
(insn 4 2 19 2 (set (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (reg:SI 411)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":416:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 411)
        (nil)))
(insn 19 4 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ Channel ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 433)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 153391694 (nil))
 -> 433)
(note 21 20 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 21 26 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 447392438 (nil)))
 -> 38)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ Channel ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 306783382 (nil)))
 -> 174)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ Channel ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 31 30 32 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 304)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827878 (nil)))
 -> 304)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 282 [ Channel ])
        (nil)))
(jump_insn 34 33 37 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827878 (nil)))
 -> 48)
(note 37 34 12 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 12 37 779 7 (set (reg/v:SI 280 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 779 12 780 7 (set (pc)
        (label_ref 765)) 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 780 779 38)
(code_label 38 780 39 8 57 (nil) [1 uses])
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ Channel ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 41 40 42 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 563)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496734 (nil)))
 -> 563)
(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 282 [ Channel ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 282 [ Channel ])
        (nil)))
(jump_insn 44 43 47 9 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 665)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 665)
(note 47 44 13 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 13 47 781 10 (set (reg/v:SI 280 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":419:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 781 13 782 10 (set (pc)
        (label_ref 765)) 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 782 781 48)
(code_label 48 782 49 11 60 (nil) [1 uses])
(note 49 48 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 79 49 50 11 NOTE_INSN_DELETED)
(debug_insn 50 79 51 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:7 -1
     (nil))
(debug_insn 51 50 52 11 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:7 -1
     (nil))
(debug_insn 52 51 53 11 (var_location:SI TIM_OCInitStruct (reg/v/f:SI 283 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:7 -1
     (nil))
(debug_insn 53 52 54 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":809:20 -1
     (nil))
(debug_insn 54 53 55 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":811:3 -1
     (nil))
(debug_insn 55 54 56 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":812:3 -1
     (nil))
(debug_insn 56 55 57 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":813:3 -1
     (nil))
(debug_insn 57 56 58 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":816:3 -1
     (nil))
(debug_insn 58 57 59 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":817:3 -1
     (nil))
(debug_insn 59 58 60 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":818:3 -1
     (nil))
(debug_insn 60 59 61 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":819:3 -1
     (nil))
(debug_insn 61 60 62 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":820:3 -1
     (nil))
(debug_insn 62 61 63 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":821:3 -1
     (nil))
(debug_insn 63 62 64 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":824:3 -1
     (nil))
(insn 64 63 65 11 (set (reg:SI 113 [ _19 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":824:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 11 (set (reg:SI 114 [ _20 ])
        (and:SI (reg:SI 113 [ _19 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":824:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _19 ])
        (nil)))
(insn 66 65 67 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 114 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":824:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _20 ])
        (nil)))
(debug_insn 67 66 68 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":827:3 -1
     (nil))
(insn 68 67 69 11 (set (reg/v:SI 115 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":827:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 70 11 (var_location:SI tmpccer (reg/v:SI 115 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":827:11 -1
     (nil))
(debug_insn 70 69 71 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":830:3 -1
     (nil))
(insn 71 70 72 11 (set (reg/v:SI 139 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":830:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 72 71 73 11 (var_location:SI tmpcr2 (reg/v:SI 139 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":830:10 -1
     (nil))
(debug_insn 73 72 74 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":833:3 -1
     (nil))
(insn 74 73 75 11 (set (reg/v:SI 116 [ tmpccmr1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":833:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 75 74 76 11 (var_location:SI tmpccmr1 (reg/v:SI 116 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":833:12 -1
     (nil))
(debug_insn 76 75 77 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":836:3 -1
     (nil))
(debug_insn 77 76 78 11 (var_location:SI tmpccmr1 (and:SI (reg/v:SI 116 [ tmpccmr1 ])
        (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":836:3 -1
     (nil))
(debug_insn 78 77 85 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":839:3 -1
     (nil))
(insn 85 78 838 11 (set (reg:SI 120 [ _27 ])
        (and:SI (reg/v:SI 115 [ tmpccer ])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":842:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 115 [ tmpccer ])
        (nil)))
(insn 838 85 839 11 (set (reg:SI 117 [ _24 ])
        (and:SI (reg/v:SI 116 [ tmpccmr1 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":839:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 116 [ tmpccmr1 ])
        (nil)))
(insn 839 838 88 11 (set (reg:SI 117 [ _24 ])
        (and:SI (reg:SI 117 [ _24 ])
            (const_int -116 [0xffffffffffffff8c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":839:3 90 {*arm_andsi3_insn}
     (nil))
(insn 88 839 89 11 (set (reg:SI 287 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":842:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 11 (set (reg:SI 286 [ tmpccer ])
        (ior:SI (reg:SI 120 [ _27 ])
            (reg:SI 287 [ TIM_OC_InitStruct_6(D)->OCPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":842:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 287 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (expr_list:REG_DEAD (reg:SI 120 [ _27 ])
            (nil))))
(insn 90 89 81 11 (set (reg:SI 123 [ _30 ])
        (and:SI (reg:SI 286 [ tmpccer ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":845:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 286 [ tmpccer ])
        (nil)))
(insn 81 90 82 11 (set (reg:SI 285 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (mem:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_6(D)->OCMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":839:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 11 (set (reg/v:SI 119 [ tmpccmr1 ])
        (ior:SI (reg:SI 117 [ _24 ])
            (reg:SI 285 [ TIM_OC_InitStruct_6(D)->OCMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":839:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 285 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (expr_list:REG_DEAD (reg:SI 117 [ _24 ])
            (nil))))
(debug_insn 83 82 84 11 (var_location:SI tmpccmr1 (reg/v:SI 119 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":839:3 -1
     (nil))
(debug_insn 84 83 86 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":842:3 -1
     (nil))
(debug_insn 86 84 87 11 (var_location:SI tmpccer (ior:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])
        (reg:SI 120 [ _27 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":842:3 -1
     (nil))
(debug_insn 87 86 91 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":845:3 -1
     (nil))
(insn 91 87 92 11 (set (reg:SI 288 [ TIM_OC_InitStruct_6(D)->OCState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_6(D)->OCState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":845:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 93 11 (set (reg/v:SI 132 [ tmpccer ])
        (ior:SI (reg:SI 123 [ _30 ])
            (reg:SI 288 [ TIM_OC_InitStruct_6(D)->OCState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":845:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 288 [ TIM_OC_InitStruct_6(D)->OCState ])
        (expr_list:REG_DEAD (reg:SI 123 [ _30 ])
            (nil))))
(debug_insn 93 92 94 11 (var_location:SI tmpccer (reg/v:SI 132 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":845:3 -1
     (nil))
(debug_insn 94 93 95 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:3 -1
     (nil))
(insn 95 94 96 11 (set (reg:SI 289)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 289))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 289)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 97 96 98 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 118)
(note 98 97 99 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 12 (set (reg:SI 290)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 100 99 101 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 290))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 290)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 101 100 102 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 118)
(note 102 101 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 13 (set (reg:SI 291)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 13 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 291))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 291)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 105 104 106 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 118)
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 14 (set (reg:SI 292)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 292))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 292)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 109 108 110 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 118)
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:SI 293)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 293))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 293)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 113 112 114 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 118)
(note 114 113 115 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 116 16 (set (reg:SI 294)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 16 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 294))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 294)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 117 116 118 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 145)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":847:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 145)
(code_label 118 117 119 17 64 (nil) [5 uses])
(note 119 118 127 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 127 119 131 17 NOTE_INSN_DELETED)
(note 131 127 142 17 NOTE_INSN_DELETED)
(note 142 131 120 17 NOTE_INSN_DELETED)
(debug_insn 120 142 121 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":849:5 -1
     (nil))
(debug_insn 121 120 122 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":850:5 -1
     (nil))
(debug_insn 122 121 123 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":853:5 -1
     (nil))
(insn 123 122 124 17 (set (reg:SI 125 [ _33 ])
        (and:SI (reg/v:SI 132 [ tmpccer ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":853:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ tmpccer ])
        (nil)))
(debug_insn 124 123 125 17 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])
            (const_int 2 [0x2]))
        (reg:SI 125 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":853:5 -1
     (nil))
(debug_insn 125 124 135 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":856:5 -1
     (nil))
(insn 135 125 126 17 (set (reg:SI 133 [ _41 ])
        (and:SI (reg/v:SI 139 [ tmpcr2 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":859:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpcr2 ])
        (nil)))
(insn 126 135 128 17 (set (reg:SI 296 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":853:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 126 129 17 (set (reg:SI 297 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 296 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
                (const_int 2 [0x2]))
            (reg:SI 125 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":853:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 296 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (expr_list:REG_DEAD (reg:SI 125 [ _33 ])
            (nil))))
(insn 129 128 138 17 (set (reg:SI 129 [ _37 ])
        (and:SI (reg:SI 297 [ tmpccer ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":856:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 297 [ tmpccer ])
        (nil)))
(insn 138 129 139 17 (set (reg:SI 301 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":859:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 140 17 (set (reg:SI 300 [ tmpcr2 ])
        (ior:SI (reg:SI 133 [ _41 ])
            (reg:SI 301 [ TIM_OC_InitStruct_6(D)->OCIdleState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":859:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 301 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (expr_list:REG_DEAD (reg:SI 133 [ _41 ])
            (nil))))
(insn 140 139 130 17 (set (reg:SI 136 [ _44 ])
        (and:SI (reg:SI 300 [ tmpcr2 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":862:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 300 [ tmpcr2 ])
        (nil)))
(insn 130 140 132 17 (set (reg:SI 299 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_OC_InitStruct_6(D)->OCNState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":856:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 130 133 17 (set (reg/v:SI 132 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 299 [ TIM_OC_InitStruct_6(D)->OCNState ])
                (const_int 2 [0x2]))
            (reg:SI 129 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":856:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 299 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (expr_list:REG_DEAD (reg:SI 129 [ _37 ])
            (nil))))
(debug_insn 133 132 134 17 (var_location:SI tmpccer (reg/v:SI 132 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":856:5 -1
     (nil))
(debug_insn 134 133 136 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":859:5 -1
     (nil))
(debug_insn 136 134 137 17 (var_location:SI tmpcr2 (ior:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])
        (reg:SI 133 [ _41 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":859:5 -1
     (nil))
(debug_insn 137 136 141 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":862:5 -1
     (nil))
(insn 141 137 143 17 (set (reg:SI 303 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 28 [0x1c])) [1 TIM_OC_InitStruct_6(D)->OCNIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":862:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 141 144 17 (set (reg/v:SI 139 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 303 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
                (const_int 1 [0x1]))
            (reg:SI 136 [ _44 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":862:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 303 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (expr_list:REG_DEAD (reg:SI 136 [ _44 ])
            (nil))))
(debug_insn 144 143 145 17 (var_location:SI tmpcr2 (reg/v:SI 139 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":862:5 -1
     (nil))
(code_label 145 144 146 18 65 (nil) [1 uses])
(note 146 145 147 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 147 146 148 18 (var_location:SI tmpcr2 (reg/v:SI 139 [ tmpcr2 ])) -1
     (nil))
(debug_insn 148 147 149 18 (var_location:SI tmpccer (reg/v:SI 132 [ tmpccer ])) -1
     (nil))
(debug_insn 149 148 154 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":866:3 -1
     (nil))
(insn 154 149 150 18 (set (reg:SI 140 [ _49 ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_6(D)->CompareValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":872:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (nil)))
(insn 150 154 151 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])
        (reg/v:SI 139 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":866:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpcr2 ])
        (nil)))
(debug_insn 151 150 6 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":869:3 -1
     (nil))
(insn 6 151 152 18 (set (reg/v:SI 280 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 152 6 153 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])
        (reg/v:SI 119 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":869:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ tmpccmr1 ])
        (nil)))
(debug_insn 153 152 155 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":872:3 -1
     (nil))
(debug_insn 155 153 156 18 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":872:3 -1
     (nil))
(debug_insn 156 155 157 18 (var_location:SI CompareValue (reg:SI 140 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":872:3 -1
     (nil))
(debug_insn 157 156 158 18 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3196:22 -1
     (nil))
(debug_insn 158 157 159 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3198:3 -1
     (nil))
(insn 159 158 160 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 52 [0x34])) [1 TIMx_5(D)->CCR1+0 S4 A32])
        (reg:SI 140 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3198:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _49 ])
        (nil)))
(debug_insn 160 159 161 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":872:3 -1
     (nil))
(debug_insn 161 160 162 18 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":872:3 -1
     (nil))
(debug_insn 162 161 163 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":875:3 -1
     (nil))
(insn 163 162 164 18 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg/v:SI 132 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":875:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 281 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 132 [ tmpccer ])
            (nil))))
(debug_insn 164 163 165 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":877:3 -1
     (nil))
(debug_insn 165 164 166 18 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 -1
     (nil))
(debug_insn 166 165 167 18 (var_location:SI TIM_OCInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 -1
     (nil))
(debug_insn 167 166 168 18 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 -1
     (nil))
(debug_insn 168 167 169 18 (var_location:SI tmpccer (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 -1
     (nil))
(debug_insn 169 168 170 18 (var_location:SI tmpccmr1 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 -1
     (nil))
(debug_insn 170 169 171 18 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":422:16 -1
     (nil))
(debug_insn 171 170 783 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":423:7 -1
     (nil))
(jump_insn 783 171 784 18 (set (pc)
        (label_ref 765)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":423:7 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 784 783 174)
(code_label 174 784 175 19 58 (nil) [1 uses])
(note 175 174 205 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 205 175 208 19 NOTE_INSN_DELETED)
(note 208 205 216 19 NOTE_INSN_DELETED)
(note 216 208 220 19 NOTE_INSN_DELETED)
(note 220 216 176 19 NOTE_INSN_DELETED)
(debug_insn 176 220 177 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:7 -1
     (nil))
(debug_insn 177 176 178 19 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:7 -1
     (nil))
(debug_insn 178 177 179 19 (var_location:SI TIM_OCInitStruct (reg/v/f:SI 283 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:7 -1
     (nil))
(debug_insn 179 178 180 19 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":888:20 -1
     (nil))
(debug_insn 180 179 181 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":890:3 -1
     (nil))
(debug_insn 181 180 182 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":891:3 -1
     (nil))
(debug_insn 182 181 183 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":892:3 -1
     (nil))
(debug_insn 183 182 184 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":895:3 -1
     (nil))
(debug_insn 184 183 185 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":896:3 -1
     (nil))
(debug_insn 185 184 186 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":897:3 -1
     (nil))
(debug_insn 186 185 187 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":898:3 -1
     (nil))
(debug_insn 187 186 188 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":899:3 -1
     (nil))
(debug_insn 188 187 189 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":900:3 -1
     (nil))
(debug_insn 189 188 190 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":903:3 -1
     (nil))
(insn 190 189 191 19 (set (reg:SI 141 [ _51 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":903:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 191 190 192 19 (set (reg:SI 142 [ _52 ])
        (and:SI (reg:SI 141 [ _51 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":903:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _51 ])
        (nil)))
(insn 192 191 193 19 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 142 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":903:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _52 ])
        (nil)))
(debug_insn 193 192 194 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":906:3 -1
     (nil))
(insn 194 193 195 19 (set (reg/v:SI 143 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":906:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 195 194 196 19 (var_location:SI tmpccer (reg/v:SI 143 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":906:11 -1
     (nil))
(debug_insn 196 195 197 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":909:3 -1
     (nil))
(insn 197 196 198 19 (set (reg/v:SI 171 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":909:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 198 197 199 19 (var_location:SI tmpcr2 (reg/v:SI 171 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":909:10 -1
     (nil))
(debug_insn 199 198 200 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":912:3 -1
     (nil))
(insn 200 199 201 19 (set (reg/v:SI 144 [ tmpccmr1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":912:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 201 200 202 19 (var_location:SI tmpccmr1 (reg/v:SI 144 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":912:12 -1
     (nil))
(debug_insn 202 201 203 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":915:3 -1
     (nil))
(debug_insn 203 202 204 19 (var_location:SI tmpccmr1 (and:SI (reg/v:SI 144 [ tmpccmr1 ])
        (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":915:3 -1
     (nil))
(debug_insn 204 203 212 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":918:3 -1
     (nil))
(insn 212 204 830 19 (set (reg:SI 149 [ _60 ])
        (and:SI (reg/v:SI 143 [ tmpccer ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":921:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 143 [ tmpccer ])
        (nil)))
(insn 830 212 831 19 (set (reg:SI 145 [ _56 ])
        (and:SI (reg/v:SI 144 [ tmpccmr1 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":918:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 144 [ tmpccmr1 ])
        (nil)))
(insn 831 830 215 19 (set (reg:SI 145 [ _56 ])
        (and:SI (reg:SI 145 [ _56 ])
            (const_int -29441 [0xffffffffffff8cff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":918:3 90 {*arm_andsi3_insn}
     (nil))
(insn 215 831 217 19 (set (reg:SI 308 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":921:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 215 218 19 (set (reg:SI 309 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 308 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
                (const_int 4 [0x4]))
            (reg:SI 149 [ _60 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":921:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 308 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (expr_list:REG_DEAD (reg:SI 149 [ _60 ])
            (nil))))
(insn 218 217 207 19 (set (reg:SI 153 [ _64 ])
        (and:SI (reg:SI 309 [ tmpccer ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":924:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 309 [ tmpccer ])
        (nil)))
(insn 207 218 209 19 (set (reg:SI 306 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (mem:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_6(D)->OCMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":918:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 207 210 19 (set (reg/v:SI 148 [ tmpccmr1 ])
        (ior:SI (ashift:SI (reg:SI 306 [ TIM_OC_InitStruct_6(D)->OCMode ])
                (const_int 8 [0x8]))
            (reg:SI 145 [ _56 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":918:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 306 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (expr_list:REG_DEAD (reg:SI 145 [ _56 ])
            (nil))))
(debug_insn 210 209 211 19 (var_location:SI tmpccmr1 (reg/v:SI 148 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":918:3 -1
     (nil))
(debug_insn 211 210 213 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":921:3 -1
     (nil))
(debug_insn 213 211 214 19 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])
            (const_int 4 [0x4]))
        (reg:SI 149 [ _60 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":921:3 -1
     (nil))
(debug_insn 214 213 219 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":924:3 -1
     (nil))
(insn 219 214 221 19 (set (reg:SI 311 [ TIM_OC_InitStruct_6(D)->OCState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_6(D)->OCState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":924:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 219 222 19 (set (reg/v:SI 163 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 311 [ TIM_OC_InitStruct_6(D)->OCState ])
                (const_int 4 [0x4]))
            (reg:SI 153 [ _64 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":924:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 311 [ TIM_OC_InitStruct_6(D)->OCState ])
        (expr_list:REG_DEAD (reg:SI 153 [ _64 ])
            (nil))))
(debug_insn 222 221 223 19 (var_location:SI tmpccer (reg/v:SI 163 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":924:3 -1
     (nil))
(debug_insn 223 222 224 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:3 -1
     (nil))
(insn 224 223 225 19 (set (reg:SI 312)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 225 224 226 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 312))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 312)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 226 225 227 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 247)
(note 227 226 228 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 229 20 (set (reg:SI 313)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 229 228 230 20 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 313))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 313)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 230 229 231 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 247)
(note 231 230 232 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 232 231 233 21 (set (reg:SI 314)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 233 232 234 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 314))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 314)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 247)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 22 (set (reg:SI 315)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 22 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 315))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 315)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 238 237 239 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 247)
(note 239 238 240 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 240 239 241 23 (set (reg:SI 316)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 240 242 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 316))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 316)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 242 241 243 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 247)
(note 243 242 244 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 244 243 245 24 (set (reg:SI 317)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 245 244 246 24 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 317))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 317)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 246 245 247 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 275)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":926:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 275)
(code_label 247 246 248 25 66 (nil) [5 uses])
(note 248 247 256 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 256 248 260 25 NOTE_INSN_DELETED)
(note 260 256 268 25 NOTE_INSN_DELETED)
(note 268 260 272 25 NOTE_INSN_DELETED)
(note 272 268 249 25 NOTE_INSN_DELETED)
(debug_insn 249 272 250 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":928:5 -1
     (nil))
(debug_insn 250 249 251 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":929:5 -1
     (nil))
(debug_insn 251 250 252 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":932:5 -1
     (nil))
(insn 252 251 253 25 (set (reg:SI 156 [ _68 ])
        (and:SI (reg/v:SI 163 [ tmpccer ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":932:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 163 [ tmpccer ])
        (nil)))
(debug_insn 253 252 254 25 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])
            (const_int 6 [0x6]))
        (reg:SI 156 [ _68 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":932:5 -1
     (nil))
(debug_insn 254 253 264 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":935:5 -1
     (nil))
(insn 264 254 255 25 (set (reg:SI 164 [ _76 ])
        (and:SI (reg/v:SI 171 [ tmpcr2 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":938:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 171 [ tmpcr2 ])
        (nil)))
(insn 255 264 257 25 (set (reg:SI 319 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":932:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 257 255 258 25 (set (reg:SI 320 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 319 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
                (const_int 6 [0x6]))
            (reg:SI 156 [ _68 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":932:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 319 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (expr_list:REG_DEAD (reg:SI 156 [ _68 ])
            (nil))))
(insn 258 257 267 25 (set (reg:SI 160 [ _72 ])
        (and:SI (reg:SI 320 [ tmpccer ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":935:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 320 [ tmpccer ])
        (nil)))
(insn 267 258 269 25 (set (reg:SI 324 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":938:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 269 267 270 25 (set (reg:SI 325 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 324 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
                (const_int 2 [0x2]))
            (reg:SI 164 [ _76 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":938:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 324 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (expr_list:REG_DEAD (reg:SI 164 [ _76 ])
            (nil))))
(insn 270 269 259 25 (set (reg:SI 168 [ _80 ])
        (and:SI (reg:SI 325 [ tmpcr2 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":941:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 325 [ tmpcr2 ])
        (nil)))
(insn 259 270 261 25 (set (reg:SI 322 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_OC_InitStruct_6(D)->OCNState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":935:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 259 262 25 (set (reg/v:SI 163 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 322 [ TIM_OC_InitStruct_6(D)->OCNState ])
                (const_int 6 [0x6]))
            (reg:SI 160 [ _72 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":935:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 322 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (expr_list:REG_DEAD (reg:SI 160 [ _72 ])
            (nil))))
(debug_insn 262 261 263 25 (var_location:SI tmpccer (reg/v:SI 163 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":935:5 -1
     (nil))
(debug_insn 263 262 265 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":938:5 -1
     (nil))
(debug_insn 265 263 266 25 (var_location:SI tmpcr2 (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])
            (const_int 2 [0x2]))
        (reg:SI 164 [ _76 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":938:5 -1
     (nil))
(debug_insn 266 265 271 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":941:5 -1
     (nil))
(insn 271 266 273 25 (set (reg:SI 327 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 28 [0x1c])) [1 TIM_OC_InitStruct_6(D)->OCNIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":941:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 273 271 274 25 (set (reg/v:SI 171 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 327 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
                (const_int 3 [0x3]))
            (reg:SI 168 [ _80 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":941:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 327 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (expr_list:REG_DEAD (reg:SI 168 [ _80 ])
            (nil))))
(debug_insn 274 273 275 25 (var_location:SI tmpcr2 (reg/v:SI 171 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":941:5 -1
     (nil))
(code_label 275 274 276 26 67 (nil) [1 uses])
(note 276 275 277 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 277 276 278 26 (var_location:SI tmpcr2 (reg/v:SI 171 [ tmpcr2 ])) -1
     (nil))
(debug_insn 278 277 279 26 (var_location:SI tmpccer (reg/v:SI 163 [ tmpccer ])) -1
     (nil))
(debug_insn 279 278 284 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":945:3 -1
     (nil))
(insn 284 279 280 26 (set (reg:SI 172 [ _85 ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_6(D)->CompareValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":951:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (nil)))
(insn 280 284 281 26 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])
        (reg/v:SI 171 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":945:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 171 [ tmpcr2 ])
        (nil)))
(debug_insn 281 280 7 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":948:3 -1
     (nil))
(insn 7 281 282 26 (set (reg/v:SI 280 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 282 7 283 26 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])
        (reg/v:SI 148 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":948:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ tmpccmr1 ])
        (nil)))
(debug_insn 283 282 285 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":951:3 -1
     (nil))
(debug_insn 285 283 286 26 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":951:3 -1
     (nil))
(debug_insn 286 285 287 26 (var_location:SI CompareValue (reg:SI 172 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":951:3 -1
     (nil))
(debug_insn 287 286 288 26 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3214:22 -1
     (nil))
(debug_insn 288 287 289 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3216:3 -1
     (nil))
(insn 289 288 290 26 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 56 [0x38])) [1 TIMx_5(D)->CCR2+0 S4 A32])
        (reg:SI 172 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3216:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ _85 ])
        (nil)))
(debug_insn 290 289 291 26 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":951:3 -1
     (nil))
(debug_insn 291 290 292 26 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":951:3 -1
     (nil))
(debug_insn 292 291 293 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":954:3 -1
     (nil))
(insn 293 292 294 26 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg/v:SI 163 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":954:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 281 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 163 [ tmpccer ])
            (nil))))
(debug_insn 294 293 295 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":956:3 -1
     (nil))
(debug_insn 295 294 296 26 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 -1
     (nil))
(debug_insn 296 295 297 26 (var_location:SI TIM_OCInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 -1
     (nil))
(debug_insn 297 296 298 26 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 -1
     (nil))
(debug_insn 298 297 299 26 (var_location:SI tmpccer (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 -1
     (nil))
(debug_insn 299 298 300 26 (var_location:SI tmpccmr1 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 -1
     (nil))
(debug_insn 300 299 301 26 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":425:16 -1
     (nil))
(debug_insn 301 300 785 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":426:7 -1
     (nil))
(jump_insn 785 301 786 26 (set (pc)
        (label_ref 765)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":426:7 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 786 785 304)
(code_label 304 786 305 27 59 (nil) [1 uses])
(note 305 304 335 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 335 305 345 27 NOTE_INSN_DELETED)
(note 345 335 349 27 NOTE_INSN_DELETED)
(note 349 345 306 27 NOTE_INSN_DELETED)
(debug_insn 306 349 307 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:7 -1
     (nil))
(debug_insn 307 306 308 27 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:7 -1
     (nil))
(debug_insn 308 307 309 27 (var_location:SI TIM_OCInitStruct (reg/v/f:SI 283 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:7 -1
     (nil))
(debug_insn 309 308 310 27 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":967:20 -1
     (nil))
(debug_insn 310 309 311 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":969:3 -1
     (nil))
(debug_insn 311 310 312 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":970:3 -1
     (nil))
(debug_insn 312 311 313 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":971:3 -1
     (nil))
(debug_insn 313 312 314 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":974:3 -1
     (nil))
(debug_insn 314 313 315 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":975:3 -1
     (nil))
(debug_insn 315 314 316 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":976:3 -1
     (nil))
(debug_insn 316 315 317 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":977:3 -1
     (nil))
(debug_insn 317 316 318 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":978:3 -1
     (nil))
(debug_insn 318 317 319 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":979:3 -1
     (nil))
(debug_insn 319 318 320 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":982:3 -1
     (nil))
(insn 320 319 321 27 (set (reg:SI 173 [ _87 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":982:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 321 320 322 27 (set (reg:SI 174 [ _88 ])
        (and:SI (reg:SI 173 [ _87 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":982:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _87 ])
        (nil)))
(insn 322 321 323 27 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 174 [ _88 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":982:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174 [ _88 ])
        (nil)))
(debug_insn 323 322 324 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":985:3 -1
     (nil))
(insn 324 323 325 27 (set (reg/v:SI 175 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":985:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 325 324 326 27 (var_location:SI tmpccer (reg/v:SI 175 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":985:11 -1
     (nil))
(debug_insn 326 325 327 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":988:3 -1
     (nil))
(insn 327 326 328 27 (set (reg/v:SI 202 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":988:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 328 327 329 27 (var_location:SI tmpcr2 (reg/v:SI 202 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":988:10 -1
     (nil))
(debug_insn 329 328 330 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":991:3 -1
     (nil))
(insn 330 329 331 27 (set (reg/v:SI 176 [ tmpccmr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":991:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 331 330 332 27 (var_location:SI tmpccmr2 (reg/v:SI 176 [ tmpccmr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":991:12 -1
     (nil))
(debug_insn 332 331 333 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":994:3 -1
     (nil))
(debug_insn 333 332 334 27 (var_location:SI tmpccmr2 (and:SI (reg/v:SI 176 [ tmpccmr2 ])
        (const_int -4 [0xfffffffffffffffc]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":994:3 -1
     (nil))
(debug_insn 334 333 341 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":997:3 -1
     (nil))
(insn 341 334 822 27 (set (reg:SI 180 [ _95 ])
        (and:SI (reg/v:SI 175 [ tmpccer ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1000:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ tmpccer ])
        (nil)))
(insn 822 341 823 27 (set (reg:SI 177 [ _92 ])
        (and:SI (reg/v:SI 176 [ tmpccmr2 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":997:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ tmpccmr2 ])
        (nil)))
(insn 823 822 344 27 (set (reg:SI 177 [ _92 ])
        (and:SI (reg:SI 177 [ _92 ])
            (const_int -116 [0xffffffffffffff8c]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":997:3 90 {*arm_andsi3_insn}
     (nil))
(insn 344 823 346 27 (set (reg:SI 331 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1000:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 346 344 347 27 (set (reg:SI 332 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 331 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
                (const_int 8 [0x8]))
            (reg:SI 180 [ _95 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1000:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 331 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (expr_list:REG_DEAD (reg:SI 180 [ _95 ])
            (nil))))
(insn 347 346 337 27 (set (reg:SI 184 [ _99 ])
        (and:SI (reg:SI 332 [ tmpccer ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1003:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 332 [ tmpccer ])
        (nil)))
(insn 337 347 338 27 (set (reg:SI 329 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (mem:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_6(D)->OCMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":997:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 338 337 339 27 (set (reg/v:SI 179 [ tmpccmr2 ])
        (ior:SI (reg:SI 177 [ _92 ])
            (reg:SI 329 [ TIM_OC_InitStruct_6(D)->OCMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":997:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 329 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (expr_list:REG_DEAD (reg:SI 177 [ _92 ])
            (nil))))
(debug_insn 339 338 340 27 (var_location:SI tmpccmr2 (reg/v:SI 179 [ tmpccmr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":997:3 -1
     (nil))
(debug_insn 340 339 342 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1000:3 -1
     (nil))
(debug_insn 342 340 343 27 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])
            (const_int 8 [0x8]))
        (reg:SI 180 [ _95 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1000:3 -1
     (nil))
(debug_insn 343 342 348 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1003:3 -1
     (nil))
(insn 348 343 350 27 (set (reg:SI 334 [ TIM_OC_InitStruct_6(D)->OCState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_6(D)->OCState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1003:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 350 348 351 27 (set (reg/v:SI 194 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 334 [ TIM_OC_InitStruct_6(D)->OCState ])
                (const_int 8 [0x8]))
            (reg:SI 184 [ _99 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1003:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 334 [ TIM_OC_InitStruct_6(D)->OCState ])
        (expr_list:REG_DEAD (reg:SI 184 [ _99 ])
            (nil))))
(debug_insn 351 350 352 27 (var_location:SI tmpccer (reg/v:SI 194 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1003:3 -1
     (nil))
(debug_insn 352 351 353 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:3 -1
     (nil))
(insn 353 352 354 27 (set (reg:SI 335)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 354 353 355 27 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 335))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 335)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 355 354 356 27 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 376)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 376)
(note 356 355 357 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 357 356 358 28 (set (reg:SI 336)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 358 357 359 28 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 336))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 336)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 359 358 360 28 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 376)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 376)
(note 360 359 361 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 361 360 362 29 (set (reg:SI 337)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 362 361 363 29 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 337))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 337)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 363 362 364 29 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 376)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 376)
(note 364 363 365 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 365 364 366 30 (set (reg:SI 338)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 366 365 367 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 338))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 338)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 367 366 368 30 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 376)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 376)
(note 368 367 369 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 369 368 370 31 (set (reg:SI 339)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 370 369 371 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 339))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 339)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 371 370 372 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 376)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 376)
(note 372 371 373 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 373 372 374 32 (set (reg:SI 340)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 374 373 375 32 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 340))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 340)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 375 374 376 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 404)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1005:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 404)
(code_label 376 375 377 33 68 (nil) [5 uses])
(note 377 376 385 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(note 385 377 389 33 NOTE_INSN_DELETED)
(note 389 385 397 33 NOTE_INSN_DELETED)
(note 397 389 401 33 NOTE_INSN_DELETED)
(note 401 397 378 33 NOTE_INSN_DELETED)
(debug_insn 378 401 379 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1007:5 -1
     (nil))
(debug_insn 379 378 380 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1008:5 -1
     (nil))
(debug_insn 380 379 381 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1011:5 -1
     (nil))
(insn 381 380 382 33 (set (reg:SI 187 [ _103 ])
        (and:SI (reg/v:SI 194 [ tmpccer ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1011:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 194 [ tmpccer ])
        (nil)))
(debug_insn 382 381 383 33 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])
            (const_int 10 [0xa]))
        (reg:SI 187 [ _103 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1011:5 -1
     (nil))
(debug_insn 383 382 393 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1014:5 -1
     (nil))
(insn 393 383 384 33 (set (reg:SI 195 [ _111 ])
        (and:SI (reg/v:SI 202 [ tmpcr2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1017:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 202 [ tmpcr2 ])
        (nil)))
(insn 384 393 386 33 (set (reg:SI 342 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1011:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 386 384 387 33 (set (reg:SI 343 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 342 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
                (const_int 10 [0xa]))
            (reg:SI 187 [ _103 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1011:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 342 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (expr_list:REG_DEAD (reg:SI 187 [ _103 ])
            (nil))))
(insn 387 386 396 33 (set (reg:SI 191 [ _107 ])
        (and:SI (reg:SI 343 [ tmpccer ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1014:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 343 [ tmpccer ])
        (nil)))
(insn 396 387 398 33 (set (reg:SI 347 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1017:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 398 396 399 33 (set (reg:SI 348 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 347 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
                (const_int 4 [0x4]))
            (reg:SI 195 [ _111 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1017:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 347 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (expr_list:REG_DEAD (reg:SI 195 [ _111 ])
            (nil))))
(insn 399 398 388 33 (set (reg:SI 199 [ _115 ])
        (and:SI (reg:SI 348 [ tmpcr2 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1020:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 348 [ tmpcr2 ])
        (nil)))
(insn 388 399 390 33 (set (reg:SI 345 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_OC_InitStruct_6(D)->OCNState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1014:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 390 388 391 33 (set (reg/v:SI 194 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 345 [ TIM_OC_InitStruct_6(D)->OCNState ])
                (const_int 10 [0xa]))
            (reg:SI 191 [ _107 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1014:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 345 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (expr_list:REG_DEAD (reg:SI 191 [ _107 ])
            (nil))))
(debug_insn 391 390 392 33 (var_location:SI tmpccer (reg/v:SI 194 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1014:5 -1
     (nil))
(debug_insn 392 391 394 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1017:5 -1
     (nil))
(debug_insn 394 392 395 33 (var_location:SI tmpcr2 (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])
            (const_int 4 [0x4]))
        (reg:SI 195 [ _111 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1017:5 -1
     (nil))
(debug_insn 395 394 400 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1020:5 -1
     (nil))
(insn 400 395 402 33 (set (reg:SI 350 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 28 [0x1c])) [1 TIM_OC_InitStruct_6(D)->OCNIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1020:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 402 400 403 33 (set (reg/v:SI 202 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 350 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
                (const_int 5 [0x5]))
            (reg:SI 199 [ _115 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1020:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 350 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (expr_list:REG_DEAD (reg:SI 199 [ _115 ])
            (nil))))
(debug_insn 403 402 404 33 (var_location:SI tmpcr2 (reg/v:SI 202 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1020:5 -1
     (nil))
(code_label 404 403 405 34 69 (nil) [1 uses])
(note 405 404 406 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 406 405 407 34 (var_location:SI tmpcr2 (reg/v:SI 202 [ tmpcr2 ])) -1
     (nil))
(debug_insn 407 406 408 34 (var_location:SI tmpccer (reg/v:SI 194 [ tmpccer ])) -1
     (nil))
(debug_insn 408 407 413 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1024:3 -1
     (nil))
(insn 413 408 409 34 (set (reg:SI 203 [ _120 ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_6(D)->CompareValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1030:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (nil)))
(insn 409 413 410 34 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])
        (reg/v:SI 202 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1024:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 202 [ tmpcr2 ])
        (nil)))
(debug_insn 410 409 8 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1027:3 -1
     (nil))
(insn 8 410 411 34 (set (reg/v:SI 280 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 411 8 412 34 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])
        (reg/v:SI 179 [ tmpccmr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1027:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 179 [ tmpccmr2 ])
        (nil)))
(debug_insn 412 411 414 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1030:3 -1
     (nil))
(debug_insn 414 412 415 34 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1030:3 -1
     (nil))
(debug_insn 415 414 416 34 (var_location:SI CompareValue (reg:SI 203 [ _120 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1030:3 -1
     (nil))
(debug_insn 416 415 417 34 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3232:22 -1
     (nil))
(debug_insn 417 416 418 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3234:3 -1
     (nil))
(insn 418 417 419 34 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 60 [0x3c])) [1 TIMx_5(D)->CCR3+0 S4 A32])
        (reg:SI 203 [ _120 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3234:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 203 [ _120 ])
        (nil)))
(debug_insn 419 418 420 34 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1030:3 -1
     (nil))
(debug_insn 420 419 421 34 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1030:3 -1
     (nil))
(debug_insn 421 420 422 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1033:3 -1
     (nil))
(insn 422 421 423 34 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg/v:SI 194 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1033:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 281 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 194 [ tmpccer ])
            (nil))))
(debug_insn 423 422 424 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1035:3 -1
     (nil))
(debug_insn 424 423 425 34 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 -1
     (nil))
(debug_insn 425 424 426 34 (var_location:SI TIM_OCInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 -1
     (nil))
(debug_insn 426 425 427 34 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 -1
     (nil))
(debug_insn 427 426 428 34 (var_location:SI tmpccer (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 -1
     (nil))
(debug_insn 428 427 429 34 (var_location:SI tmpccmr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 -1
     (nil))
(debug_insn 429 428 430 34 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":428:16 -1
     (nil))
(debug_insn 430 429 787 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":429:7 -1
     (nil))
(jump_insn 787 430 788 34 (set (pc)
        (label_ref 765)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":429:7 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 788 787 433)
(code_label 433 788 434 35 56 (nil) [1 uses])
(note 434 433 464 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 464 434 467 35 NOTE_INSN_DELETED)
(note 467 464 475 35 NOTE_INSN_DELETED)
(note 475 467 479 35 NOTE_INSN_DELETED)
(note 479 475 435 35 NOTE_INSN_DELETED)
(debug_insn 435 479 436 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:7 -1
     (nil))
(debug_insn 436 435 437 35 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:7 -1
     (nil))
(debug_insn 437 436 438 35 (var_location:SI TIM_OCInitStruct (reg/v/f:SI 283 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:7 -1
     (nil))
(debug_insn 438 437 439 35 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1046:20 -1
     (nil))
(debug_insn 439 438 440 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1048:3 -1
     (nil))
(debug_insn 440 439 441 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1049:3 -1
     (nil))
(debug_insn 441 440 442 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1050:3 -1
     (nil))
(debug_insn 442 441 443 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1053:3 -1
     (nil))
(debug_insn 443 442 444 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1054:3 -1
     (nil))
(debug_insn 444 443 445 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1055:3 -1
     (nil))
(debug_insn 445 444 446 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1056:3 -1
     (nil))
(debug_insn 446 445 447 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1057:3 -1
     (nil))
(debug_insn 447 446 448 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1058:3 -1
     (nil))
(debug_insn 448 447 449 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1061:3 -1
     (nil))
(insn 449 448 450 35 (set (reg:SI 204 [ _122 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1061:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 450 449 451 35 (set (reg:SI 205 [ _123 ])
        (and:SI (reg:SI 204 [ _122 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1061:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ _122 ])
        (nil)))
(insn 451 450 452 35 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 205 [ _123 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1061:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205 [ _123 ])
        (nil)))
(debug_insn 452 451 453 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1064:3 -1
     (nil))
(insn 453 452 454 35 (set (reg/v:SI 206 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1064:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 454 453 455 35 (var_location:SI tmpccer (reg/v:SI 206 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1064:11 -1
     (nil))
(debug_insn 455 454 456 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1067:3 -1
     (nil))
(insn 456 455 457 35 (set (reg/v:SI 234 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1067:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 457 456 458 35 (var_location:SI tmpcr2 (reg/v:SI 234 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1067:10 -1
     (nil))
(debug_insn 458 457 459 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1070:3 -1
     (nil))
(insn 459 458 460 35 (set (reg/v:SI 207 [ tmpccmr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1070:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 460 459 461 35 (var_location:SI tmpccmr2 (reg/v:SI 207 [ tmpccmr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1070:12 -1
     (nil))
(debug_insn 461 460 462 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1073:3 -1
     (nil))
(debug_insn 462 461 463 35 (var_location:SI tmpccmr2 (and:SI (reg/v:SI 207 [ tmpccmr2 ])
        (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1073:3 -1
     (nil))
(debug_insn 463 462 471 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1076:3 -1
     (nil))
(insn 471 463 814 35 (set (reg:SI 212 [ _131 ])
        (and:SI (reg/v:SI 206 [ tmpccer ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1079:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 206 [ tmpccer ])
        (nil)))
(insn 814 471 815 35 (set (reg:SI 208 [ _127 ])
        (and:SI (reg/v:SI 207 [ tmpccmr2 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1076:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 207 [ tmpccmr2 ])
        (nil)))
(insn 815 814 474 35 (set (reg:SI 208 [ _127 ])
        (and:SI (reg:SI 208 [ _127 ])
            (const_int -29441 [0xffffffffffff8cff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1076:3 90 {*arm_andsi3_insn}
     (nil))
(insn 474 815 476 35 (set (reg:SI 355 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1079:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 476 474 477 35 (set (reg:SI 356 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 355 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
                (const_int 12 [0xc]))
            (reg:SI 212 [ _131 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1079:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 355 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (expr_list:REG_DEAD (reg:SI 212 [ _131 ])
            (nil))))
(insn 477 476 466 35 (set (reg:SI 216 [ _135 ])
        (and:SI (reg:SI 356 [ tmpccer ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1082:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 356 [ tmpccer ])
        (nil)))
(insn 466 477 468 35 (set (reg:SI 353 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (mem:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_6(D)->OCMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1076:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 468 466 469 35 (set (reg/v:SI 211 [ tmpccmr2 ])
        (ior:SI (ashift:SI (reg:SI 353 [ TIM_OC_InitStruct_6(D)->OCMode ])
                (const_int 8 [0x8]))
            (reg:SI 208 [ _127 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1076:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 353 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (expr_list:REG_DEAD (reg:SI 208 [ _127 ])
            (nil))))
(debug_insn 469 468 470 35 (var_location:SI tmpccmr2 (reg/v:SI 211 [ tmpccmr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1076:3 -1
     (nil))
(debug_insn 470 469 472 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1079:3 -1
     (nil))
(debug_insn 472 470 473 35 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])
            (const_int 12 [0xc]))
        (reg:SI 212 [ _131 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1079:3 -1
     (nil))
(debug_insn 473 472 478 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1082:3 -1
     (nil))
(insn 478 473 480 35 (set (reg:SI 358 [ TIM_OC_InitStruct_6(D)->OCState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_6(D)->OCState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1082:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 480 478 481 35 (set (reg/v:SI 226 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 358 [ TIM_OC_InitStruct_6(D)->OCState ])
                (const_int 12 [0xc]))
            (reg:SI 216 [ _135 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1082:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 358 [ TIM_OC_InitStruct_6(D)->OCState ])
        (expr_list:REG_DEAD (reg:SI 216 [ _135 ])
            (nil))))
(debug_insn 481 480 482 35 (var_location:SI tmpccer (reg/v:SI 226 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1082:3 -1
     (nil))
(debug_insn 482 481 483 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:3 -1
     (nil))
(insn 483 482 484 35 (set (reg:SI 359)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 484 483 485 35 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 359))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 359)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 485 484 486 35 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 506)
(note 486 485 487 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 487 486 488 36 (set (reg:SI 360)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 488 487 489 36 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 360))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 360)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 489 488 490 36 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 506)
(note 490 489 491 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 491 490 492 37 (set (reg:SI 361)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 492 491 493 37 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 361))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 361)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 493 492 494 37 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 506)
(note 494 493 495 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 495 494 496 38 (set (reg:SI 362)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 496 495 497 38 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 362))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 362)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 497 496 498 38 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 506)
(note 498 497 499 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 499 498 500 39 (set (reg:SI 363)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 500 499 501 39 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 363))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 363)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 501 500 502 39 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 506)
(note 502 501 503 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 503 502 504 40 (set (reg:SI 364)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 504 503 505 40 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 364))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 364)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 505 504 506 40 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 534)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1084:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 534)
(code_label 506 505 507 41 70 (nil) [5 uses])
(note 507 506 515 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(note 515 507 519 41 NOTE_INSN_DELETED)
(note 519 515 527 41 NOTE_INSN_DELETED)
(note 527 519 531 41 NOTE_INSN_DELETED)
(note 531 527 508 41 NOTE_INSN_DELETED)
(debug_insn 508 531 509 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1086:5 -1
     (nil))
(debug_insn 509 508 510 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1087:5 -1
     (nil))
(debug_insn 510 509 511 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1090:5 -1
     (nil))
(insn 511 510 512 41 (set (reg:SI 219 [ _139 ])
        (and:SI (reg/v:SI 226 [ tmpccer ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1090:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 226 [ tmpccer ])
        (nil)))
(debug_insn 512 511 513 41 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])
            (const_int 14 [0xe]))
        (reg:SI 219 [ _139 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1090:5 -1
     (nil))
(debug_insn 513 512 523 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1093:5 -1
     (nil))
(insn 523 513 514 41 (set (reg:SI 227 [ _147 ])
        (and:SI (reg/v:SI 234 [ tmpcr2 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1096:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 234 [ tmpcr2 ])
        (nil)))
(insn 514 523 516 41 (set (reg:SI 366 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 20 [0x14])) [1 TIM_OC_InitStruct_6(D)->OCNPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1090:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 516 514 517 41 (set (reg:SI 367 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 366 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
                (const_int 14 [0xe]))
            (reg:SI 219 [ _139 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1090:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 366 [ TIM_OC_InitStruct_6(D)->OCNPolarity ])
        (expr_list:REG_DEAD (reg:SI 219 [ _139 ])
            (nil))))
(insn 517 516 526 41 (set (reg:SI 223 [ _143 ])
        (and:SI (reg:SI 367 [ tmpccer ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1093:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 367 [ tmpccer ])
        (nil)))
(insn 526 517 528 41 (set (reg:SI 371 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1096:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 528 526 529 41 (set (reg:SI 372 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 371 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
                (const_int 6 [0x6]))
            (reg:SI 227 [ _147 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1096:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 371 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (expr_list:REG_DEAD (reg:SI 227 [ _147 ])
            (nil))))
(insn 529 528 518 41 (set (reg:SI 231 [ _151 ])
        (and:SI (reg:SI 372 [ tmpcr2 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1099:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 372 [ tmpcr2 ])
        (nil)))
(insn 518 529 520 41 (set (reg:SI 369 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_OC_InitStruct_6(D)->OCNState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1093:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 520 518 521 41 (set (reg/v:SI 226 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 369 [ TIM_OC_InitStruct_6(D)->OCNState ])
                (const_int 14 [0xe]))
            (reg:SI 223 [ _143 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1093:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 369 [ TIM_OC_InitStruct_6(D)->OCNState ])
        (expr_list:REG_DEAD (reg:SI 223 [ _143 ])
            (nil))))
(debug_insn 521 520 522 41 (var_location:SI tmpccer (reg/v:SI 226 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1093:5 -1
     (nil))
(debug_insn 522 521 524 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1096:5 -1
     (nil))
(debug_insn 524 522 525 41 (var_location:SI tmpcr2 (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])
            (const_int 6 [0x6]))
        (reg:SI 227 [ _147 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1096:5 -1
     (nil))
(debug_insn 525 524 530 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1099:5 -1
     (nil))
(insn 530 525 532 41 (set (reg:SI 374 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 28 [0x1c])) [1 TIM_OC_InitStruct_6(D)->OCNIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1099:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 532 530 533 41 (set (reg/v:SI 234 [ tmpcr2 ])
        (ior:SI (ashift:SI (reg:SI 374 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
                (const_int 7 [0x7]))
            (reg:SI 231 [ _151 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1099:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 374 [ TIM_OC_InitStruct_6(D)->OCNIdleState ])
        (expr_list:REG_DEAD (reg:SI 231 [ _151 ])
            (nil))))
(debug_insn 533 532 534 41 (var_location:SI tmpcr2 (reg/v:SI 234 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1099:5 -1
     (nil))
(code_label 534 533 535 42 71 (nil) [1 uses])
(note 535 534 536 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 536 535 537 42 (var_location:SI tmpcr2 (reg/v:SI 234 [ tmpcr2 ])) -1
     (nil))
(debug_insn 537 536 538 42 (var_location:SI tmpccer (reg/v:SI 226 [ tmpccer ])) -1
     (nil))
(debug_insn 538 537 543 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1103:3 -1
     (nil))
(insn 543 538 539 42 (set (reg:SI 235 [ _156 ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_6(D)->CompareValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1109:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (nil)))
(insn 539 543 540 42 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])
        (reg/v:SI 234 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1103:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 234 [ tmpcr2 ])
        (nil)))
(debug_insn 540 539 9 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1106:3 -1
     (nil))
(insn 9 540 541 42 (set (reg/v:SI 280 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 541 9 542 42 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])
        (reg/v:SI 211 [ tmpccmr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1106:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 211 [ tmpccmr2 ])
        (nil)))
(debug_insn 542 541 544 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1109:3 -1
     (nil))
(debug_insn 544 542 545 42 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1109:3 -1
     (nil))
(debug_insn 545 544 546 42 (var_location:SI CompareValue (reg:SI 235 [ _156 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1109:3 -1
     (nil))
(debug_insn 546 545 547 42 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3250:22 -1
     (nil))
(debug_insn 547 546 548 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3252:3 -1
     (nil))
(insn 548 547 549 42 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 64 [0x40])) [1 TIMx_5(D)->CCR4+0 S4 A32])
        (reg:SI 235 [ _156 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3252:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 235 [ _156 ])
        (nil)))
(debug_insn 549 548 550 42 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1109:3 -1
     (nil))
(debug_insn 550 549 551 42 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1109:3 -1
     (nil))
(debug_insn 551 550 552 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1112:3 -1
     (nil))
(insn 552 551 553 42 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg/v:SI 226 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1112:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 281 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 226 [ tmpccer ])
            (nil))))
(debug_insn 553 552 554 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1114:3 -1
     (nil))
(debug_insn 554 553 555 42 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 -1
     (nil))
(debug_insn 555 554 556 42 (var_location:SI TIM_OCInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 -1
     (nil))
(debug_insn 556 555 557 42 (var_location:SI tmpcr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 -1
     (nil))
(debug_insn 557 556 558 42 (var_location:SI tmpccer (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 -1
     (nil))
(debug_insn 558 557 559 42 (var_location:SI tmpccmr2 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 -1
     (nil))
(debug_insn 559 558 560 42 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":431:16 -1
     (nil))
(debug_insn 560 559 789 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":432:7 -1
     (nil))
(jump_insn 789 560 790 42 (set (pc)
        (label_ref 765)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":432:7 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 790 789 563)
(code_label 563 790 564 43 62 (nil) [1 uses])
(note 564 563 588 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(note 588 564 598 43 NOTE_INSN_DELETED)
(note 598 588 602 43 NOTE_INSN_DELETED)
(note 602 598 565 43 NOTE_INSN_DELETED)
(debug_insn 565 602 566 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:7 -1
     (nil))
(debug_insn 566 565 567 43 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:7 -1
     (nil))
(debug_insn 567 566 568 43 (var_location:SI TIM_OCInitStruct (reg/v/f:SI 283 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:7 -1
     (nil))
(debug_insn 568 567 569 43 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1125:20 -1
     (nil))
(debug_insn 569 568 570 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1127:3 -1
     (nil))
(debug_insn 570 569 571 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1128:3 -1
     (nil))
(debug_insn 571 570 572 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1131:3 -1
     (nil))
(debug_insn 572 571 573 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1132:3 -1
     (nil))
(debug_insn 573 572 574 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1133:3 -1
     (nil))
(debug_insn 574 573 575 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1134:3 -1
     (nil))
(debug_insn 575 574 576 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1135:3 -1
     (nil))
(debug_insn 576 575 577 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1136:3 -1
     (nil))
(debug_insn 577 576 578 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1139:3 -1
     (nil))
(insn 578 577 590 43 (set (reg:SI 236 [ _158 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1139:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 590 578 579 43 (set (reg:SI 376 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (mem:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_6(D)->OCMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 579 590 580 43 (set (reg:SI 237 [ _159 ])
        (and:SI (reg:SI 236 [ _158 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1139:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 236 [ _158 ])
        (nil)))
(insn 580 579 581 43 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 237 [ _159 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1139:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 237 [ _159 ])
        (nil)))
(debug_insn 581 580 582 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1142:3 -1
     (nil))
(insn 582 581 583 43 (set (reg/v:SI 238 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1142:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 583 582 584 43 (var_location:SI tmpccer (reg/v:SI 238 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1142:11 -1
     (nil))
(debug_insn 584 583 585 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1145:3 -1
     (nil))
(insn 585 584 586 43 (set (reg/v:SI 239 [ tmpccmr3 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 80 [0x50])) [1 TIMx_5(D)->CCMR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1145:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 586 585 587 43 (var_location:SI tmpccmr3 (reg/v:SI 239 [ tmpccmr3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1145:12 -1
     (nil))
(debug_insn 587 586 594 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1148:3 -1
     (nil))
(insn 594 587 806 43 (set (reg:SI 243 [ _165 ])
        (and:SI (reg/v:SI 238 [ tmpccer ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1151:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 238 [ tmpccer ])
        (nil)))
(insn 806 594 807 43 (set (reg:SI 240 [ _162 ])
        (and:SI (reg/v:SI 239 [ tmpccmr3 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1148:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 239 [ tmpccmr3 ])
        (nil)))
(insn 807 806 591 43 (set (reg:SI 240 [ _162 ])
        (and:SI (reg:SI 240 [ _162 ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1148:3 90 {*arm_andsi3_insn}
     (nil))
(insn 591 807 592 43 (set (reg/v:SI 242 [ tmpccmr3 ])
        (ior:SI (reg:SI 240 [ _162 ])
            (reg:SI 376 [ TIM_OC_InitStruct_6(D)->OCMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1148:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 376 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (expr_list:REG_DEAD (reg:SI 240 [ _162 ])
            (nil))))
(debug_insn 592 591 593 43 (var_location:SI tmpccmr3 (reg/v:SI 242 [ tmpccmr3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1148:3 -1
     (nil))
(debug_insn 593 592 595 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1151:3 -1
     (nil))
(debug_insn 595 593 596 43 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])
            (const_int 16 [0x10]))
        (reg:SI 243 [ _165 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1151:3 -1
     (nil))
(debug_insn 596 595 597 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1154:3 -1
     (nil))
(insn 597 596 599 43 (set (reg:SI 378 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1151:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 599 597 601 43 (set (reg:SI 379 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 378 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
                (const_int 16 [0x10]))
            (reg:SI 243 [ _165 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1151:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 378 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (expr_list:REG_DEAD (reg:SI 243 [ _165 ])
            (nil))))
(insn 601 599 600 43 (set (reg:SI 381 [ TIM_OC_InitStruct_6(D)->OCState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_6(D)->OCState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1154:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 600 601 603 43 (set (reg:SI 247 [ _169 ])
        (and:SI (reg:SI 379 [ tmpccer ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1154:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 379 [ tmpccer ])
        (nil)))
(insn 603 600 604 43 (set (reg/v:SI 250 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 381 [ TIM_OC_InitStruct_6(D)->OCState ])
                (const_int 16 [0x10]))
            (reg:SI 247 [ _169 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1154:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 381 [ TIM_OC_InitStruct_6(D)->OCState ])
        (expr_list:REG_DEAD (reg:SI 247 [ _169 ])
            (nil))))
(debug_insn 604 603 605 43 (var_location:SI tmpccer (reg/v:SI 250 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1154:3 -1
     (nil))
(debug_insn 605 604 606 43 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:3 -1
     (nil))
(insn 606 605 607 43 (set (reg:SI 382)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 607 606 608 43 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 382))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 382)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 608 607 609 43 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 629)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 629)
(note 609 608 610 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 610 609 611 44 (set (reg:SI 383)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 611 610 612 44 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 383))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 383)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 612 611 613 44 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 629)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 629)
(note 613 612 614 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 614 613 615 45 (set (reg:SI 384)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 615 614 616 45 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 384))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 384)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 616 615 617 45 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 629)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 629)
(note 617 616 618 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 618 617 619 46 (set (reg:SI 385)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 619 618 620 46 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 385))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 385)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 620 619 621 46 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 629)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 629)
(note 621 620 622 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 622 621 623 47 (set (reg:SI 386)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 623 622 624 47 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 386))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 386)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 624 623 625 47 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 629)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 629)
(note 625 624 626 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 626 625 627 48 (set (reg:SI 387)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 627 626 628 48 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 387))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 387)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 628 627 629 48 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 640)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1156:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 640)
(code_label 629 628 630 49 72 (nil) [5 uses])
(note 630 629 636 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(note 636 630 631 49 NOTE_INSN_DELETED)
(debug_insn 631 636 632 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1158:5 -1
     (nil))
(debug_insn 632 631 633 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1159:5 -1
     (nil))
(debug_insn 633 632 634 49 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1162:5 -1
     (nil))
(insn 634 633 637 49 (set (reg:SI 251 [ _173 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 637 634 635 49 (set (reg:SI 390)
        (and:SI (reg:SI 251 [ _173 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1162:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ _173 ])
        (nil)))
(insn 635 637 638 49 (set (reg:SI 389 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 638 635 639 49 (set (reg:SI 255 [ _177 ])
        (ior:SI (ashift:SI (reg:SI 389 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
                (const_int 8 [0x8]))
            (reg:SI 390))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1162:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 390)
        (expr_list:REG_DEAD (reg:SI 389 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
            (nil))))
(insn 639 638 640 49 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])
        (reg:SI 255 [ _177 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 255 [ _177 ])
        (nil)))
(code_label 640 639 641 50 73 (nil) [1 uses])
(note 641 640 642 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 642 641 643 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1167:3 -1
     (nil))
(insn 643 642 644 50 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 80 [0x50])) [1 TIMx_5(D)->CCMR3+0 S4 A32])
        (reg/v:SI 242 [ tmpccmr3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1167:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 242 [ tmpccmr3 ])
        (nil)))
(debug_insn 644 643 645 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1170:3 -1
     (nil))
(insn 645 644 646 50 (set (reg:SI 256 [ _178 ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_6(D)->CompareValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1170:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (nil)))
(debug_insn 646 645 647 50 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1170:3 -1
     (nil))
(debug_insn 647 646 648 50 (var_location:SI CompareValue (reg:SI 256 [ _178 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1170:3 -1
     (nil))
(debug_insn 648 647 649 50 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3265:22 -1
     (nil))
(debug_insn 649 648 650 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3267:3 -1
     (nil))
(insn 650 649 10 50 (set (reg:SI 257 [ vol.0_179 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 72 [0x48])) [1 TIMx_5(D)->CCR5+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3267:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 257 [ vol.0_179 ])
        (nil)))
(insn 10 650 651 50 (set (reg/v:SI 280 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 651 10 652 50 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 72 [0x48])) [1 TIMx_5(D)->CCR5+0 S4 A32])
        (reg:SI 256 [ _178 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3267:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 256 [ _178 ])
        (nil)))
(debug_insn 652 651 653 50 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1170:3 -1
     (nil))
(debug_insn 653 652 654 50 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1170:3 -1
     (nil))
(debug_insn 654 653 655 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1173:3 -1
     (nil))
(insn 655 654 656 50 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg/v:SI 250 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1173:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 281 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 250 [ tmpccer ])
            (nil))))
(debug_insn 656 655 657 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1175:3 -1
     (nil))
(debug_insn 657 656 658 50 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:16 -1
     (nil))
(debug_insn 658 657 659 50 (var_location:SI TIM_OCInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:16 -1
     (nil))
(debug_insn 659 658 660 50 (var_location:SI tmpccer (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:16 -1
     (nil))
(debug_insn 660 659 661 50 (var_location:SI tmpccmr3 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:16 -1
     (nil))
(debug_insn 661 660 662 50 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":434:16 -1
     (nil))
(debug_insn 662 661 791 50 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":435:7 -1
     (nil))
(jump_insn 791 662 792 50 (set (pc)
        (label_ref 765)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":435:7 284 {*arm_jump}
     (nil)
 -> 765)
(barrier 792 791 665)
(code_label 665 792 666 51 63 (nil) [1 uses])
(note 666 665 690 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(note 690 666 693 51 NOTE_INSN_DELETED)
(note 693 690 701 51 NOTE_INSN_DELETED)
(note 701 693 705 51 NOTE_INSN_DELETED)
(note 705 701 667 51 NOTE_INSN_DELETED)
(debug_insn 667 705 668 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:7 -1
     (nil))
(debug_insn 668 667 669 51 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:7 -1
     (nil))
(debug_insn 669 668 670 51 (var_location:SI TIM_OCInitStruct (reg/v/f:SI 283 [ TIM_OC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:7 -1
     (nil))
(debug_insn 670 669 671 51 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1186:20 -1
     (nil))
(debug_insn 671 670 672 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1188:3 -1
     (nil))
(debug_insn 672 671 673 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1189:3 -1
     (nil))
(debug_insn 673 672 674 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1192:3 -1
     (nil))
(debug_insn 674 673 675 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1193:3 -1
     (nil))
(debug_insn 675 674 676 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1194:3 -1
     (nil))
(debug_insn 676 675 677 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1195:3 -1
     (nil))
(debug_insn 677 676 678 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1196:3 -1
     (nil))
(debug_insn 678 677 679 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1197:3 -1
     (nil))
(debug_insn 679 678 680 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1200:3 -1
     (nil))
(insn 680 679 692 51 (set (reg:SI 258 [ _180 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1200:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 692 680 681 51 (set (reg:SI 393 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (mem:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ]) [1 TIM_OC_InitStruct_6(D)->OCMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1209:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 681 692 682 51 (set (reg:SI 259 [ _181 ])
        (and:SI (reg:SI 258 [ _180 ])
            (const_int -1048577 [0xffffffffffefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1200:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 258 [ _180 ])
        (nil)))
(insn 682 681 683 51 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 259 [ _181 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1200:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 259 [ _181 ])
        (nil)))
(debug_insn 683 682 684 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1203:3 -1
     (nil))
(insn 684 683 685 51 (set (reg/v:SI 260 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1203:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 685 684 686 51 (var_location:SI tmpccer (reg/v:SI 260 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1203:11 -1
     (nil))
(debug_insn 686 685 687 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1206:3 -1
     (nil))
(insn 687 686 688 51 (set (reg/v:SI 261 [ tmpccmr3 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 80 [0x50])) [1 TIMx_5(D)->CCMR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1206:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 688 687 689 51 (var_location:SI tmpccmr3 (reg/v:SI 261 [ tmpccmr3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1206:12 -1
     (nil))
(debug_insn 689 688 697 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1209:3 -1
     (nil))
(insn 697 689 798 51 (set (reg:SI 266 [ _188 ])
        (and:SI (reg/v:SI 260 [ tmpccer ])
            (const_int -2097153 [0xffffffffffdfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1212:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 260 [ tmpccer ])
        (nil)))
(insn 798 697 799 51 (set (reg:SI 262 [ _184 ])
        (and:SI (reg/v:SI 261 [ tmpccmr3 ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1209:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 261 [ tmpccmr3 ])
        (nil)))
(insn 799 798 694 51 (set (reg:SI 262 [ _184 ])
        (and:SI (reg:SI 262 [ _184 ])
            (const_int -28673 [0xffffffffffff8fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1209:3 90 {*arm_andsi3_insn}
     (nil))
(insn 694 799 695 51 (set (reg/v:SI 265 [ tmpccmr3 ])
        (ior:SI (ashift:SI (reg:SI 393 [ TIM_OC_InitStruct_6(D)->OCMode ])
                (const_int 8 [0x8]))
            (reg:SI 262 [ _184 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1209:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 393 [ TIM_OC_InitStruct_6(D)->OCMode ])
        (expr_list:REG_DEAD (reg:SI 262 [ _184 ])
            (nil))))
(debug_insn 695 694 696 51 (var_location:SI tmpccmr3 (reg/v:SI 265 [ tmpccmr3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1209:3 -1
     (nil))
(debug_insn 696 695 698 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1212:3 -1
     (nil))
(debug_insn 698 696 699 51 (var_location:SI tmpccer (ior:SI (ashift:SI (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                    (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 266 [ _188 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1212:3 -1
     (nil))
(debug_insn 699 698 700 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1215:3 -1
     (nil))
(insn 700 699 702 51 (set (reg:SI 395 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 16 [0x10])) [1 TIM_OC_InitStruct_6(D)->OCPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1212:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 702 700 704 51 (set (reg:SI 396 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 395 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
                (const_int 20 [0x14]))
            (reg:SI 266 [ _188 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1212:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 395 [ TIM_OC_InitStruct_6(D)->OCPolarity ])
        (expr_list:REG_DEAD (reg:SI 266 [ _188 ])
            (nil))))
(insn 704 702 703 51 (set (reg:SI 398 [ TIM_OC_InitStruct_6(D)->OCState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_OC_InitStruct_6(D)->OCState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1215:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 703 704 706 51 (set (reg:SI 270 [ _192 ])
        (and:SI (reg:SI 396 [ tmpccer ])
            (const_int -1048577 [0xffffffffffefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1215:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 396 [ tmpccer ])
        (nil)))
(insn 706 703 707 51 (set (reg/v:SI 273 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 398 [ TIM_OC_InitStruct_6(D)->OCState ])
                (const_int 20 [0x14]))
            (reg:SI 270 [ _192 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1215:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 398 [ TIM_OC_InitStruct_6(D)->OCState ])
        (expr_list:REG_DEAD (reg:SI 270 [ _192 ])
            (nil))))
(debug_insn 707 706 708 51 (var_location:SI tmpccer (reg/v:SI 273 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1215:3 -1
     (nil))
(debug_insn 708 707 709 51 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:3 -1
     (nil))
(insn 709 708 710 51 (set (reg:SI 399)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 710 709 711 51 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 399))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 399)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 711 710 712 51 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 732)
(note 712 711 713 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 713 712 714 52 (set (reg:SI 400)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 714 713 715 52 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 400))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 400)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 715 714 716 52 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 732)
(note 716 715 717 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 717 716 718 53 (set (reg:SI 401)
        (const_int 1073823744 [0x40014000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 718 717 719 53 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 401))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 401)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073823744 [0x40014000]))
            (nil))))
(jump_insn 719 718 720 53 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 732)
(note 720 719 721 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 721 720 722 54 (set (reg:SI 402)
        (const_int 1073824768 [0x40014400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 722 721 723 54 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 402))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 402)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073824768 [0x40014400]))
            (nil))))
(jump_insn 723 722 724 54 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 732)
(note 724 723 725 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 725 724 726 55 (set (reg:SI 403)
        (const_int 1073825792 [0x40014800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 726 725 727 55 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 403))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 403)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073825792 [0x40014800]))
            (nil))))
(jump_insn 727 726 728 55 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 732)
(note 728 727 729 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 729 728 730 56 (set (reg:SI 404)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 730 729 731 56 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 281 [ TIMx ])
            (reg:SI 404))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 404)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 281 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 731 730 732 56 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 743)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1217:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 743)
(code_label 732 731 733 57 74 (nil) [5 uses])
(note 733 732 739 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(note 739 733 734 57 NOTE_INSN_DELETED)
(debug_insn 734 739 735 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1219:5 -1
     (nil))
(debug_insn 735 734 736 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1220:5 -1
     (nil))
(debug_insn 736 735 737 57 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1223:5 -1
     (nil))
(insn 737 736 740 57 (set (reg:SI 274 [ _196 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1223:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 740 737 738 57 (set (reg:SI 407)
        (and:SI (reg:SI 274 [ _196 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1223:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 274 [ _196 ])
        (nil)))
(insn 738 740 741 57 (set (reg:SI 406 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 24 [0x18])) [1 TIM_OC_InitStruct_6(D)->OCIdleState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1223:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 741 738 742 57 (set (reg:SI 278 [ _200 ])
        (ior:SI (ashift:SI (reg:SI 406 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
                (const_int 10 [0xa]))
            (reg:SI 407))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1223:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 407)
        (expr_list:REG_DEAD (reg:SI 406 [ TIM_OC_InitStruct_6(D)->OCIdleState ])
            (nil))))
(insn 742 741 743 57 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_5(D)->CR2+0 S4 A32])
        (reg:SI 278 [ _200 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1223:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 278 [ _200 ])
        (nil)))
(code_label 743 742 744 58 75 (nil) [1 uses])
(note 744 743 745 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(debug_insn 745 744 748 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1227:3 -1
     (nil))
(insn 748 745 746 58 (set (reg:SI 279 [ _201 ])
        (mem:SI (plus:SI (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_OC_InitStruct_6(D)->CompareValue+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1230:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 283 [ TIM_OC_InitStruct ])
        (nil)))
(insn 746 748 747 58 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 80 [0x50])) [1 TIMx_5(D)->CCMR3+0 S4 A32])
        (reg/v:SI 265 [ tmpccmr3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1227:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 265 [ tmpccmr3 ])
        (nil)))
(debug_insn 747 746 749 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1230:3 -1
     (nil))
(debug_insn 749 747 750 58 (var_location:SI TIMx (reg/v/f:SI 281 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1230:3 -1
     (nil))
(debug_insn 750 749 751 58 (var_location:SI CompareValue (reg:SI 279 [ _201 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1230:3 -1
     (nil))
(debug_insn 751 750 752 58 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3280:22 -1
     (nil))
(debug_insn 752 751 11 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3282:3 -1
     (nil))
(insn 11 752 753 58 (set (reg/v:SI 280 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 753 11 754 58 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 76 [0x4c])) [1 TIMx_5(D)->CCR6+0 S4 A32])
        (reg:SI 279 [ _201 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3282:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 279 [ _201 ])
        (nil)))
(debug_insn 754 753 755 58 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1230:3 -1
     (nil))
(debug_insn 755 754 756 58 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1230:3 -1
     (nil))
(debug_insn 756 755 757 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1233:3 -1
     (nil))
(insn 757 756 758 58 (set (mem/v:SI (plus:SI (reg/v/f:SI 281 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg/v:SI 273 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1233:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 281 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 273 [ tmpccer ])
            (nil))))
(debug_insn 758 757 759 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1235:3 -1
     (nil))
(debug_insn 759 758 760 58 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:16 -1
     (nil))
(debug_insn 760 759 761 58 (var_location:SI TIM_OCInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:16 -1
     (nil))
(debug_insn 761 760 762 58 (var_location:SI tmpccer (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:16 -1
     (nil))
(debug_insn 762 761 763 58 (var_location:SI tmpccmr3 (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:16 -1
     (nil))
(debug_insn 763 762 764 58 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":437:16 -1
     (nil))
(debug_insn 764 763 765 58 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":438:7 -1
     (nil))
(code_label 765 764 766 59 61 (nil) [7 uses])
(note 766 765 767 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 767 766 768 59 (var_location:QI result (subreg:QI (reg/v:SI 280 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 768 767 773 59 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":443:3 -1
     (nil))
(insn 773 768 774 59 (set (reg/i:SI 0 r0)
        (reg/v:SI 280 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":444:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 280 [ <retval> ])
        (nil)))
(insn 774 773 841 59 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":444:1 -1
     (nil))
(note 841 774 0 NOTE_INSN_DELETED)

;; Function LL_TIM_IC_StructInit (LL_TIM_IC_StructInit, funcdef_no=637, decl_uid=10987, cgraph_uid=641, symbol_order=645)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r114 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:59000 VFP_LO_REGS:59000 ALL_REGS:59000 MEM:35000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000


Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:6000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 20 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r115=0x10000                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 [r113]=r114                             :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 [r113+0x4]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 6
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_IC_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,3u} r115={1d,1u} r118={1d,1u} 
;;    total ref usage 46{29d,17u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":456:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ TIM_ICInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":454:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIM_ICInitStruct ])
        (nil)))
(insn 2 20 7 2 (set (reg/v/f:SI 113 [ TIM_ICInitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":454:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 7 2 10 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":456:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 7 8 2 (set (reg:SI 115)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":457:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 10 9 2 (set (mem:SI (reg/v/f:SI 113 [ TIM_ICInitStruct ]) [1 TIM_ICInitStruct_2(D)->ICPolarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":456:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":457:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_ICInitStruct ])
                (const_int 4 [0x4])) [1 TIM_ICInitStruct_2(D)->ICActiveInput+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":457:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":458:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_ICInitStruct ])
                (const_int 8 [0x8])) [1 TIM_ICInitStruct_2(D)->ICPrescaler+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":458:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":459:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_ICInitStruct ])
                (const_int 12 [0xc])) [1 TIM_ICInitStruct_2(D)->ICFilter+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":459:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ TIM_ICInitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)

;; Function LL_TIM_IC_Init (LL_TIM_IC_Init, funcdef_no=638, decl_uid=10991, cgraph_uid=642, symbol_order=646)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 14 (    1)


LL_TIM_IC_Init

Dataflow summary:
def_info->table_size = 106, use_info->table_size = 182
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,5u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r123={1d,1u} r124={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r139={1d,1u} r140={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r156={1d,1u} r157={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r180={6d,2u} r181={1d,28u} r182={1d,4u} r183={1d,20u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} 
;;    total ref usage 280{102d,178u,0e} in 173{173 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 181 182 183 228 229 230
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 181 182 183 228 229 230
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 181 182 183
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 181 182 183

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 181 182 183
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 181 182 183
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183

( 3 )->[4]->( 5 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183

( 4 )->[5]->( 6 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183

( 5 )->[6]->( 13 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(7){ }u27(13){ }u28(102){ }u29(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 3 )->[7]->( 8 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 182
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183

( 7 )->[8]->( 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 4 )->[9]->( 13 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  def 	 113 114 115 123 124 128 180 184 185 186 187 188 190 191 192 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; live  gen 	 113 114 115 123 124 128 180 184 185 186 187 188 190 191 192 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 5 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  def 	 129 130 131 139 140 145 180 194 195 196 197 198 200 202 203 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; live  gen 	 129 130 131 139 140 145 180 194 195 196 197 198 200 202 203 204
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 2 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  def 	 146 147 148 156 157 162 180 205 206 207 208 209 211 213 214 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; live  gen 	 146 147 148 156 157 162 180 205 206 207 208 209 211 213 214 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 7 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; lr  def 	 163 164 165 173 174 179 180 216 217 218 219 220 222 224 225 226
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
;; live  gen 	 163 164 165 173 174 179 180 216 217 218 219 220 222 224 225 226
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180

( 8 9 10 12 6 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u171(7){ }u172(13){ }u173(102){ }u174(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u178(0){ }u179(7){ }u180(13){ }u181(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 23 to worklist
  Adding insn 26 to worklist
  Adding insn 29 to worklist
  Adding insn 215 to worklist
  Adding insn 36 to worklist
  Adding insn 217 to worklist
  Adding insn 219 to worklist
  Adding insn 72 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 221 to worklist
  Adding insn 113 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 96 to worklist
  Adding insn 94 to worklist
  Adding insn 92 to worklist
  Adding insn 223 to worklist
  Adding insn 154 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 195 to worklist
  Adding insn 189 to worklist
  Adding insn 187 to worklist
  Adding insn 178 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 210 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 209 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 10 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 7 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 93 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
  Adding insn 28 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 6 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
  Adding insn 25 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 11 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 9 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 175 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 183
  Adding insn 35 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181 182 183
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 180
  Adding insn 8 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 134 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 181 182 183
  Adding insn 17 to worklist
  Adding insn 4 to worklist
  Adding insn 214 to worklist
  Adding insn 3 to worklist
  Adding insn 213 to worklist
  Adding insn 2 to worklist
  Adding insn 212 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 14 (    1)

Pass 0 for finding pseudo/allocno costs


  r230 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r229 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r228 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r226 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r225 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r224 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r222 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r220 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r219 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r218 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r217 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r216 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r215 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r214 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r213 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r211 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r209 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r208 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r207 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r206 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r205 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r204 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r203 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r202 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r200 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r198 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r197 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r196 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r195 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r193 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r192 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r190 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r188 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r186 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r185 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r184 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r183 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:58000 VFP_LO_REGS:58000 ALL_REGS:58000 MEM:33000
  r182 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:82000 VFP_LO_REGS:82000 ALL_REGS:82000 MEM:49000
  r180 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30876 VFP_LO_REGS:30876 ALL_REGS:30876 MEM:15670
  r179 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r174 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r173 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r165 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r164 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r163 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r162 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r157 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r156 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r148 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r147 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r146 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r145 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r139 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r131 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r130 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r129 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r128 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r124 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r123 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000


Pass 1 for finding pseudo/allocno costs

    r230: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r229: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r228: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r230 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r229 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r228 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r226 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r225 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r224 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r222 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r220 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r219 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r218 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r217 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r216 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r215 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r214 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r213 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r211 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r209 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r208 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r207 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r206 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r205 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r204 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r203 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r202 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r200 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r198 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r197 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r196 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r195 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r193 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r192 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r190 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r188 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r186 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r185 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r184 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r183 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:63000 VFP_LO_REGS:63000 ALL_REGS:63000 MEM:42000
  r182 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:87000 VFP_LO_REGS:87000 ALL_REGS:87000 MEM:58000
  r180 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:47010 VFP_LO_REGS:47010 ALL_REGS:32010 MEM:31340
  r179 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r174 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r173 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r165 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r164 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r163 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r162 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r157 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r156 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r148 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r147 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r146 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r145 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r139 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r131 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r130 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r129 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r128 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r124 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r123 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000

;;   ======================================================
;;   -- basic block 2 from 212 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 r229=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 212 r228=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 214 r230=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   3 r182=r229                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r181=r228                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r183=r230                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 cc=cmp(r182,0x100)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 pc={(cc==0)?L121:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 14
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 23 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 pc={(gtu(cc,0))?L33:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 23
;;   new tail = 23

;;   ======================================================
;;   -- basic block 4 from 25 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 cc=cmp(r182,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 pc={(cc==0)?L40:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 25
;;   new tail = 26

;;   ======================================================
;;   -- basic block 5 from 28 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 cc=cmp(r182,0x10)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 pc={(cc==0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 28
;;   new tail = 29

;;   ======================================================
;;   -- basic block 6 from 10 to 215 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r180=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 215 pc=L201                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 215

;;   ======================================================
;;   -- basic block 7 from 35 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 cc=cmp(r182,0x1000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  36 pc={(cc==0)?L162:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 8 from 11 to 217 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r180=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 217 pc=L201                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 11
;;   new tail = 217

;;   ======================================================
;;   -- basic block 9 from 42 to 219 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 loc r181                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 loc r183                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r113=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  57 r185=[r183+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 r114=r113&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 [r181+0x20]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  58 r186=[r183+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 r115=[r181+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  59 r184=r185|r186                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  60 r188=[r183+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  63 r190=r115&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  61 r187=r184|r188                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  64 r123=r187 0>>0x10|r190                  :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  65 [r181+0x18]=r123                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  67 r124=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  69 r193=[r183]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  68 r191=r124&0xfffffffffffffff5            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 15--> b  0: i  70 r192=r191|r193                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  71 r128=r192|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  72 [r181+0x20]=r128                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  74 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  75 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  76 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i   6 r180=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 219 pc=L201                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 42
;;   new tail = 219

;;   ======================================================
;;   -- basic block 10 from 82 to 221 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 loc r181                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 loc r183                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 r129=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  97 r195=[r183+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 r130=r129&0xffffffffffffffef            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  94 [r181+0x20]=r130                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  98 r196=[r183+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  96 r131=[r181+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  99 r194=r195|r196                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 100 r198=[r183+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 103 r200=r131&0xffffffffffff00ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 101 r197=r194|r198                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 104 r139=r197 0>>0x8|r200                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 105 [r181+0x18]=r139                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 107 r140=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 108 r202=[r183]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 110 r203=r140&0xffffffffffffff5f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 111 r204=r202<<0x4|r203                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 112 r145=r204|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 113 [r181+0x20]=r145                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 115 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 116 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 117 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i   7 r180=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 221 pc=L201                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 82
;;   new tail = 221

;;   ======================================================
;;   -- basic block 11 from 123 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 124 loc r181                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 125 loc r183                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 r146=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 138 r206=[r183+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 134 r147=r146&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 135 [r181+0x20]=r147                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 136 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 139 r207=[r183+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 137 r148=[r181+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 140 r205=r206|r207                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 141 r209=[r183+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 144 r211=r148&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 142 r208=r205|r209                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 145 r156=r208 0>>0x10|r211                  :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 146 [r181+0x1c]=r156                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 148 r157=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 149 r213=[r183]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 151 r214=r157&0xfffffffffffff5ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 152 r215=r213<<0x8|r214                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 153 r162=r215|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 154 [r181+0x20]=r162                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 155 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 156 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 157 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 158 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i   8 r180=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 223 pc=L201                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 123
;;   new tail = 223

;;   ======================================================
;;   -- basic block 12 from 164 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 loc r181                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 loc r183                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 174 r163=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 179 r217=[r183+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 175 r164=r163&0xffffffffffffefff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 176 [r181+0x20]=r164                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 180 r218=[r183+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 178 r165=[r181+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i 181 r216=r217|r218                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 182 r220=[r183+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 185 r222=r165&0xffffffffffff00ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 183 r219=r216|r220                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 186 r173=r219 0>>0x8|r222                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 187 [r181+0x1c]=r173                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 188 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 189 r174=[r181+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 190 r224=[r183]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 192 r225=r174&0xffffffffffff5fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 193 r226=r224<<0xc|r225                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 194 r179=r226|0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 195 [r181+0x20]=r179                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 197 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 198 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 199 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 200 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i   9 r180=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 164
;;   new tail = 9

;;   ======================================================
;;   -- basic block 13 from 203 to 210 -- before reload
;;   ======================================================

;;	  0--> b  0: i 203 loc r180#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 209 r0=r180                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 210 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 203
;;   new tail = 210


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_IC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,5u} r102={1d,13u} r103={1d,12u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r123={1d,1u} r124={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r139={1d,1u} r140={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r156={1d,1u} r157={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r173={1d,1u} r174={1d,1u} r179={1d,1u} r180={6d,2u} r181={1d,28u} r182={1d,4u} r183={1d,20u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} 
;;    total ref usage 280{102d,178u,0e} in 173{173 regular + 0 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
(note 12 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 12 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 5 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":478:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI result (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":478:15 -1
     (nil))
(debug_insn 16 15 213 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 -1
     (nil))
(insn 213 16 212 2 (set (reg:SI 229)
        (reg:SI 1 r1 [ Channel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Channel ])
        (nil)))
(insn 212 213 214 2 (set (reg:SI 228)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 214 212 3 2 (set (reg:SI 230)
        (reg:SI 2 r2 [ TIM_IC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ TIM_IC_InitStruct ])
        (nil)))
(insn 3 214 2 2 (set (reg/v:SI 182 [ Channel ])
        (reg:SI 229)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))
(insn 2 3 4 2 (set (reg/v/f:SI 181 [ TIMx ])
        (reg:SI 228)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 4 2 17 2 (set (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
        (reg:SI 230)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":477:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 230)
        (nil)))
(insn 17 4 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 182 [ Channel ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 214748374 (nil))
 -> 121)
(note 19 18 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 23 19 24 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 402653190 (nil)))
 -> 33)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 182 [ Channel ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496734 (nil)))
 -> 40)
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 182 [ Channel ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 182 [ Channel ])
        (nil)))
(jump_insn 29 28 32 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 80)
(note 32 29 10 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 10 32 215 6 (set (reg/v:SI 180 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 215 10 216 6 (set (pc)
        (label_ref 201)) 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 216 215 33)
(code_label 33 216 34 7 86 (nil) [1 uses])
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 182 [ Channel ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 182 [ Channel ])
        (nil)))
(jump_insn 36 35 39 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 162)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 162)
(note 39 36 11 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 11 39 217 8 (set (reg/v:SI 180 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":480:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 217 11 218 8 (set (pc)
        (label_ref 201)) 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 218 217 40)
(code_label 40 218 41 9 87 (nil) [1 uses])
(note 41 40 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 62 41 42 9 NOTE_INSN_DELETED)
(debug_insn 42 62 43 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:7 -1
     (nil))
(debug_insn 43 42 44 9 (var_location:SI TIMx (reg/v/f:SI 181 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:7 -1
     (nil))
(debug_insn 44 43 45 9 (var_location:SI TIM_ICInitStruct (reg/v/f:SI 183 [ TIM_IC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:7 -1
     (nil))
(debug_insn 45 44 46 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1246:20 -1
     (nil))
(debug_insn 46 45 47 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1249:3 -1
     (nil))
(debug_insn 47 46 48 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1250:3 -1
     (nil))
(debug_insn 48 47 49 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1251:3 -1
     (nil))
(debug_insn 49 48 50 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1252:3 -1
     (nil))
(debug_insn 50 49 51 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1253:3 -1
     (nil))
(debug_insn 51 50 52 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1256:3 -1
     (nil))
(insn 52 51 57 9 (set (reg:SI 113 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1256:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 52 53 9 (set (reg:SI 185 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_IC_InitStruct_6(D)->ICActiveInput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 57 54 9 (set (reg:SI 114 [ _8 ])
        (and:SI (reg:SI 113 [ _7 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1256:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _7 ])
        (nil)))
(insn 54 53 55 9 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 114 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1256:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _8 ])
        (nil)))
(debug_insn 55 54 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 -1
     (nil))
(insn 58 55 56 9 (set (reg:SI 186 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_IC_InitStruct_6(D)->ICFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 58 59 9 (set (reg:SI 115 [ _9 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 56 60 9 (set (reg:SI 184)
        (ior:SI (reg:SI 185 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (reg:SI 186 [ TIM_IC_InitStruct_6(D)->ICFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (expr_list:REG_DEAD (reg:SI 185 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (nil))))
(insn 60 59 63 9 (set (reg:SI 188 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_IC_InitStruct_6(D)->ICPrescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 60 61 9 (set (reg:SI 190)
        (and:SI (reg:SI 115 [ _9 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _9 ])
        (nil)))
(insn 61 63 64 9 (set (reg:SI 187)
        (ior:SI (reg:SI 184)
            (reg:SI 188 [ TIM_IC_InitStruct_6(D)->ICPrescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (expr_list:REG_DEAD (reg:SI 184)
            (nil))))
(insn 64 61 65 9 (set (reg:SI 123 [ _17 ])
        (ior:SI (lshiftrt:SI (reg:SI 187)
                (const_int 16 [0x10]))
            (reg:SI 190))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_DEAD (reg:SI 187)
            (nil))))
(insn 65 64 66 9 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])
        (reg:SI 123 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1259:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _17 ])
        (nil)))
(debug_insn 66 65 67 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 -1
     (nil))
(insn 67 66 69 9 (set (reg:SI 124 [ _18 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 67 68 9 (set (reg:SI 193 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
        (mem:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ]) [1 TIM_IC_InitStruct_6(D)->ICPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
        (nil)))
(insn 68 69 70 9 (set (reg:SI 191)
        (and:SI (reg:SI 124 [ _18 ])
            (const_int -11 [0xfffffffffffffff5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _18 ])
        (nil)))
(insn 70 68 71 9 (set (reg:SI 192)
        (ior:SI (reg:SI 191)
            (reg:SI 193 [ TIM_IC_InitStruct_6(D)->ICPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))
(insn 71 70 72 9 (set (reg:SI 128 [ _22 ])
        (ior:SI (reg:SI 192)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))
(insn 72 71 73 9 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 128 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1264:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIMx ])
        (expr_list:REG_DEAD (reg:SI 128 [ _22 ])
            (nil))))
(debug_insn 73 72 74 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1268:3 -1
     (nil))
(debug_insn 74 73 75 9 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:16 -1
     (nil))
(debug_insn 75 74 76 9 (var_location:SI TIM_ICInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:16 -1
     (nil))
(debug_insn 76 75 77 9 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:16 -1
     (nil))
(debug_insn 77 76 6 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":484:7 -1
     (nil))
(insn 6 77 219 9 (set (reg/v:SI 180 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":483:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 219 6 220 9 (set (pc)
        (label_ref 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":484:7 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 220 219 80)
(code_label 80 220 81 10 88 (nil) [1 uses])
(note 81 80 102 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 102 81 109 10 NOTE_INSN_DELETED)
(note 109 102 82 10 NOTE_INSN_DELETED)
(debug_insn 82 109 83 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:7 -1
     (nil))
(debug_insn 83 82 84 10 (var_location:SI TIMx (reg/v/f:SI 181 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:7 -1
     (nil))
(debug_insn 84 83 85 10 (var_location:SI TIM_ICInitStruct (reg/v/f:SI 183 [ TIM_IC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:7 -1
     (nil))
(debug_insn 85 84 86 10 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1279:20 -1
     (nil))
(debug_insn 86 85 87 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1282:3 -1
     (nil))
(debug_insn 87 86 88 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1283:3 -1
     (nil))
(debug_insn 88 87 89 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1284:3 -1
     (nil))
(debug_insn 89 88 90 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1285:3 -1
     (nil))
(debug_insn 90 89 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1286:3 -1
     (nil))
(debug_insn 91 90 92 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1289:3 -1
     (nil))
(insn 92 91 97 10 (set (reg:SI 129 [ _23 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1289:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 92 93 10 (set (reg:SI 195 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_IC_InitStruct_6(D)->ICActiveInput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 97 94 10 (set (reg:SI 130 [ _24 ])
        (and:SI (reg:SI 129 [ _23 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1289:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _23 ])
        (nil)))
(insn 94 93 95 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 130 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1289:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _24 ])
        (nil)))
(debug_insn 95 94 98 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 -1
     (nil))
(insn 98 95 96 10 (set (reg:SI 196 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_IC_InitStruct_6(D)->ICFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 96 98 99 10 (set (reg:SI 131 [ _25 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 96 100 10 (set (reg:SI 194)
        (ior:SI (reg:SI 195 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (reg:SI 196 [ TIM_IC_InitStruct_6(D)->ICFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (expr_list:REG_DEAD (reg:SI 195 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (nil))))
(insn 100 99 103 10 (set (reg:SI 198 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_IC_InitStruct_6(D)->ICPrescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 100 101 10 (set (reg:SI 200)
        (and:SI (reg:SI 131 [ _25 ])
            (const_int -65281 [0xffffffffffff00ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _25 ])
        (nil)))
(insn 101 103 104 10 (set (reg:SI 197)
        (ior:SI (reg:SI 194)
            (reg:SI 198 [ TIM_IC_InitStruct_6(D)->ICPrescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 198 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (expr_list:REG_DEAD (reg:SI 194)
            (nil))))
(insn 104 101 105 10 (set (reg:SI 139 [ _33 ])
        (ior:SI (lshiftrt:SI (reg:SI 197)
                (const_int 8 [0x8]))
            (reg:SI 200))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 200)
        (expr_list:REG_DEAD (reg:SI 197)
            (nil))))
(insn 105 104 106 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_5(D)->CCMR1+0 S4 A32])
        (reg:SI 139 [ _33 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1292:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139 [ _33 ])
        (nil)))
(debug_insn 106 105 107 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 -1
     (nil))
(insn 107 106 108 10 (set (reg:SI 140 [ _34 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 110 10 (set (reg:SI 202 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
        (mem:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ]) [1 TIM_IC_InitStruct_6(D)->ICPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
        (nil)))
(insn 110 108 111 10 (set (reg:SI 203)
        (and:SI (reg:SI 140 [ _34 ])
            (const_int -161 [0xffffffffffffff5f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _34 ])
        (nil)))
(insn 111 110 112 10 (set (reg:SI 204)
        (ior:SI (ashift:SI (reg:SI 202 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
                (const_int 4 [0x4]))
            (reg:SI 203))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_DEAD (reg:SI 202 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
            (nil))))
(insn 112 111 113 10 (set (reg:SI 145 [ _39 ])
        (ior:SI (reg:SI 204)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 113 112 114 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 145 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1297:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIMx ])
        (expr_list:REG_DEAD (reg:SI 145 [ _39 ])
            (nil))))
(debug_insn 114 113 115 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1301:3 -1
     (nil))
(debug_insn 115 114 116 10 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:16 -1
     (nil))
(debug_insn 116 115 117 10 (var_location:SI TIM_ICInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:16 -1
     (nil))
(debug_insn 117 116 118 10 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:16 -1
     (nil))
(debug_insn 118 117 7 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":487:7 -1
     (nil))
(insn 7 118 221 10 (set (reg/v:SI 180 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":486:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 221 7 222 10 (set (pc)
        (label_ref 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":487:7 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 222 221 121)
(code_label 121 222 122 11 85 (nil) [1 uses])
(note 122 121 143 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 143 122 150 11 NOTE_INSN_DELETED)
(note 150 143 123 11 NOTE_INSN_DELETED)
(debug_insn 123 150 124 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:7 -1
     (nil))
(debug_insn 124 123 125 11 (var_location:SI TIMx (reg/v/f:SI 181 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:7 -1
     (nil))
(debug_insn 125 124 126 11 (var_location:SI TIM_ICInitStruct (reg/v/f:SI 183 [ TIM_IC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:7 -1
     (nil))
(debug_insn 126 125 127 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1312:20 -1
     (nil))
(debug_insn 127 126 128 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1315:3 -1
     (nil))
(debug_insn 128 127 129 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1316:3 -1
     (nil))
(debug_insn 129 128 130 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1317:3 -1
     (nil))
(debug_insn 130 129 131 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1318:3 -1
     (nil))
(debug_insn 131 130 132 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1319:3 -1
     (nil))
(debug_insn 132 131 133 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1322:3 -1
     (nil))
(insn 133 132 138 11 (set (reg:SI 146 [ _40 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1322:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 133 134 11 (set (reg:SI 206 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_IC_InitStruct_6(D)->ICActiveInput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 138 135 11 (set (reg:SI 147 [ _41 ])
        (and:SI (reg:SI 146 [ _40 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1322:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _40 ])
        (nil)))
(insn 135 134 136 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 147 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1322:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _41 ])
        (nil)))
(debug_insn 136 135 139 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 -1
     (nil))
(insn 139 136 137 11 (set (reg:SI 207 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_IC_InitStruct_6(D)->ICFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 137 139 140 11 (set (reg:SI 148 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 137 141 11 (set (reg:SI 205)
        (ior:SI (reg:SI 206 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (reg:SI 207 [ TIM_IC_InitStruct_6(D)->ICFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (expr_list:REG_DEAD (reg:SI 206 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (nil))))
(insn 141 140 144 11 (set (reg:SI 209 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_IC_InitStruct_6(D)->ICPrescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 141 142 11 (set (reg:SI 211)
        (and:SI (reg:SI 148 [ _42 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _42 ])
        (nil)))
(insn 142 144 145 11 (set (reg:SI 208)
        (ior:SI (reg:SI 205)
            (reg:SI 209 [ TIM_IC_InitStruct_6(D)->ICPrescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (expr_list:REG_DEAD (reg:SI 205)
            (nil))))
(insn 145 142 146 11 (set (reg:SI 156 [ _50 ])
        (ior:SI (lshiftrt:SI (reg:SI 208)
                (const_int 16 [0x10]))
            (reg:SI 211))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 208)
            (nil))))
(insn 146 145 147 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])
        (reg:SI 156 [ _50 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1325:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _50 ])
        (nil)))
(debug_insn 147 146 148 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 -1
     (nil))
(insn 148 147 149 11 (set (reg:SI 157 [ _51 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 151 11 (set (reg:SI 213 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
        (mem:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ]) [1 TIM_IC_InitStruct_6(D)->ICPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
        (nil)))
(insn 151 149 152 11 (set (reg:SI 214)
        (and:SI (reg:SI 157 [ _51 ])
            (const_int -2561 [0xfffffffffffff5ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _51 ])
        (nil)))
(insn 152 151 153 11 (set (reg:SI 215)
        (ior:SI (ashift:SI (reg:SI 213 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
                (const_int 8 [0x8]))
            (reg:SI 214))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg:SI 213 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
            (nil))))
(insn 153 152 154 11 (set (reg:SI 162 [ _56 ])
        (ior:SI (reg:SI 215)
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 215)
        (nil)))
(insn 154 153 155 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 162 [ _56 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1330:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIMx ])
        (expr_list:REG_DEAD (reg:SI 162 [ _56 ])
            (nil))))
(debug_insn 155 154 156 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1334:3 -1
     (nil))
(debug_insn 156 155 157 11 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:16 -1
     (nil))
(debug_insn 157 156 158 11 (var_location:SI TIM_ICInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:16 -1
     (nil))
(debug_insn 158 157 159 11 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:16 -1
     (nil))
(debug_insn 159 158 8 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":490:7 -1
     (nil))
(insn 8 159 223 11 (set (reg/v:SI 180 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":489:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 223 8 224 11 (set (pc)
        (label_ref 201)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":490:7 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 224 223 162)
(code_label 162 224 163 12 90 (nil) [1 uses])
(note 163 162 184 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 184 163 191 12 NOTE_INSN_DELETED)
(note 191 184 164 12 NOTE_INSN_DELETED)
(debug_insn 164 191 165 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:7 -1
     (nil))
(debug_insn 165 164 166 12 (var_location:SI TIMx (reg/v/f:SI 181 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:7 -1
     (nil))
(debug_insn 166 165 167 12 (var_location:SI TIM_ICInitStruct (reg/v/f:SI 183 [ TIM_IC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:7 -1
     (nil))
(debug_insn 167 166 168 12 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1345:20 -1
     (nil))
(debug_insn 168 167 169 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1348:3 -1
     (nil))
(debug_insn 169 168 170 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1349:3 -1
     (nil))
(debug_insn 170 169 171 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1350:3 -1
     (nil))
(debug_insn 171 170 172 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1351:3 -1
     (nil))
(debug_insn 172 171 173 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1352:3 -1
     (nil))
(debug_insn 173 172 174 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1355:3 -1
     (nil))
(insn 174 173 179 12 (set (reg:SI 163 [ _57 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1355:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 179 174 175 12 (set (reg:SI 217 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 4 [0x4])) [1 TIM_IC_InitStruct_6(D)->ICActiveInput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 179 176 12 (set (reg:SI 164 [ _58 ])
        (and:SI (reg:SI 163 [ _57 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1355:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ _57 ])
        (nil)))
(insn 176 175 177 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 164 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1355:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164 [ _58 ])
        (nil)))
(debug_insn 177 176 180 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 -1
     (nil))
(insn 180 177 178 12 (set (reg:SI 218 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 12 [0xc])) [1 TIM_IC_InitStruct_6(D)->ICFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 180 181 12 (set (reg:SI 165 [ _59 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 178 182 12 (set (reg:SI 216)
        (ior:SI (reg:SI 217 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (reg:SI 218 [ TIM_IC_InitStruct_6(D)->ICFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218 [ TIM_IC_InitStruct_6(D)->ICFilter ])
        (expr_list:REG_DEAD (reg:SI 217 [ TIM_IC_InitStruct_6(D)->ICActiveInput ])
            (nil))))
(insn 182 181 185 12 (set (reg:SI 220 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
                (const_int 8 [0x8])) [1 TIM_IC_InitStruct_6(D)->ICPrescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 182 183 12 (set (reg:SI 222)
        (and:SI (reg:SI 165 [ _59 ])
            (const_int -65281 [0xffffffffffff00ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _59 ])
        (nil)))
(insn 183 185 186 12 (set (reg:SI 219)
        (ior:SI (reg:SI 216)
            (reg:SI 220 [ TIM_IC_InitStruct_6(D)->ICPrescaler ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ TIM_IC_InitStruct_6(D)->ICPrescaler ])
        (expr_list:REG_DEAD (reg:SI 216)
            (nil))))
(insn 186 183 187 12 (set (reg:SI 173 [ _67 ])
        (ior:SI (lshiftrt:SI (reg:SI 219)
                (const_int 8 [0x8]))
            (reg:SI 222))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))
(insn 187 186 188 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 28 [0x1c])) [1 TIMx_5(D)->CCMR2+0 S4 A32])
        (reg:SI 173 [ _67 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1358:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 173 [ _67 ])
        (nil)))
(debug_insn 188 187 189 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 -1
     (nil))
(insn 189 188 190 12 (set (reg:SI 174 [ _68 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 192 12 (set (reg:SI 224 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
        (mem:SI (reg/v/f:SI 183 [ TIM_IC_InitStruct ]) [1 TIM_IC_InitStruct_6(D)->ICPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 183 [ TIM_IC_InitStruct ])
        (nil)))
(insn 192 190 193 12 (set (reg:SI 225)
        (and:SI (reg:SI 174 [ _68 ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 174 [ _68 ])
        (nil)))
(insn 193 192 194 12 (set (reg:SI 226)
        (ior:SI (ashift:SI (reg:SI 224 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
                (const_int 12 [0xc]))
            (reg:SI 225))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg:SI 224 [ TIM_IC_InitStruct_6(D)->ICPolarity ])
            (nil))))
(insn 194 193 195 12 (set (reg:SI 179 [ _73 ])
        (ior:SI (reg:SI 226)
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(insn 195 194 196 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 181 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_5(D)->CCER+0 S4 A32])
        (reg:SI 179 [ _73 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1363:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 181 [ TIMx ])
        (expr_list:REG_DEAD (reg:SI 179 [ _73 ])
            (nil))))
(debug_insn 196 195 197 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":1367:3 -1
     (nil))
(debug_insn 197 196 198 12 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:16 -1
     (nil))
(debug_insn 198 197 199 12 (var_location:SI TIM_ICInitStruct (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:16 -1
     (nil))
(debug_insn 199 198 200 12 (var_location:QI result (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:16 -1
     (nil))
(debug_insn 200 199 9 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":493:7 -1
     (nil))
(insn 9 200 201 12 (set (reg/v:SI 180 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":492:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 201 9 202 13 89 (nil) [5 uses])
(note 202 201 203 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 203 202 204 13 (var_location:QI result (subreg:QI (reg/v:SI 180 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 204 203 209 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":498:3 -1
     (nil))
(insn 209 204 210 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 180 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":499:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 180 [ <retval> ])
        (nil)))
(insn 210 209 225 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":499:1 -1
     (nil))
(note 225 210 0 NOTE_INSN_DELETED)

;; Function LL_TIM_ENCODER_StructInit (LL_TIM_ENCODER_StructInit, funcdef_no=639, decl_uid=10993, cgraph_uid=643, symbol_order=647)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r115 costs: LO_REGS:0 HI_REGS:12000 CALLER_SAVE_REGS:12000 EVEN_REG:12000 GENERAL_REGS:12000 VFP_D0_D7_REGS:104000 VFP_LO_REGS:104000 ALL_REGS:104000 MEM:65000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:145000 VFP_LO_REGS:145000 ALL_REGS:145000 MEM:91000


Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r115 costs: LO_REGS:0 HI_REGS:12000 CALLER_SAVE_REGS:12000 EVEN_REG:12000 GENERAL_REGS:12000 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:150000 VFP_LO_REGS:150000 ALL_REGS:150000 MEM:100000

;;   ======================================================
;;   -- basic block 2 from 35 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 r123=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r123                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r115=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r116=0x10000                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   7 r114=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 [r113+0x4]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 [r113+0x8]=r116                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 [r113+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  20 [r113+0x10]=r115                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 [r113+0x14]=r115                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  26 [r113+0x18]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 [r113+0x1c]=r115                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  32 [r113+0x20]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 6
;;   new tail = 32


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_ENCODER_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,9u} r114={1d,1u} r115={1d,6u} r116={1d,2u} r123={1d,1u} 
;;    total ref usage 57{30d,27u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":510:3 -1
     (nil))
(insn 35 6 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ TIM_EncoderInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":508:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIM_EncoderInitStruct ])
        (nil)))
(insn 2 35 10 2 (set (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":508:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 10 2 13 2 (set (reg:SI 115)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":511:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 10 7 2 (set (reg:SI 116)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":512:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 13 8 2 (set (reg:SI 114)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":510:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ]) [1 TIM_EncoderInitStruct_2(D)->EncoderMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":510:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":511:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 4 [0x4])) [1 TIM_EncoderInitStruct_2(D)->IC1Polarity+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":511:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":512:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 8 [0x8])) [1 TIM_EncoderInitStruct_2(D)->IC1ActiveInput+0 S4 A32])
        (reg:SI 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":512:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":513:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 12 [0xc])) [1 TIM_EncoderInitStruct_2(D)->IC1Prescaler+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":513:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":514:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 16 [0x10])) [1 TIM_EncoderInitStruct_2(D)->IC1Filter+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":514:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":515:3 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 20 [0x14])) [1 TIM_EncoderInitStruct_2(D)->IC2Polarity+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":515:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":516:3 -1
     (nil))
(insn 26 24 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 24 [0x18])) [1 TIM_EncoderInitStruct_2(D)->IC2ActiveInput+0 S4 A32])
        (reg:SI 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":516:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(debug_insn 27 26 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":517:3 -1
     (nil))
(insn 29 27 30 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 28 [0x1c])) [1 TIM_EncoderInitStruct_2(D)->IC2Prescaler+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":517:41 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 29 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":518:3 -1
     (nil))
(insn 32 30 36 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
                (const_int 32 [0x20])) [1 TIM_EncoderInitStruct_2(D)->IC2Filter+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":518:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ TIM_EncoderInitStruct ])
            (nil))))
(note 36 32 0 NOTE_INSN_DELETED)

;; Function LL_TIM_ENCODER_Init (LL_TIM_ENCODER_Init, funcdef_no=640, decl_uid=10996, cgraph_uid=644, symbol_order=648)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_TIM_ENCODER_Init

Dataflow summary:
def_info->table_size = 65, use_info->table_size = 84
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,3u} r134={1d,2u} r135={1d,3u} r136={1d,2u} r137={1d,2u} r138={1d,2u} r139={1d,2u} r140={1d,2u} r141={1d,1u} r143={1d,1u} r149={1d,9u} r150={1d,14u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={2d,2u} r172={1d,1u} r174={1d,1u} r175={1d,1u} 
;;    total ref usage 138{60d,78u,0e} in 95{95 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 131 132 133 134 135 136 137 138 139 140 141 143 149 150 151 153 155 156 158 160 161 162 163 165 166 167 169 170 172 174 175
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 131 132 133 134 135 136 137 138 139 140 141 143 149 150 151 153 155 156 158 160 161 162 163 165 166 167 169 170 172 174 175
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u80(0){ }u81(7){ }u82(13){ }u83(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 107 to worklist
  Adding insn 100 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 89 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 106 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 30 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 110 to worklist
  Adding insn 2 to worklist
  Adding insn 109 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)

Pass 0 for finding pseudo/allocno costs


  r175 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r174 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r172 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r169 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r160 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r151 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:145000 VFP_LO_REGS:145000 ALL_REGS:145000 MEM:91000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:130000 VFP_LO_REGS:130000 ALL_REGS:130000 MEM:81000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r175: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r174: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r175 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r174 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r172 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r169 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r160 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r151 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:150000 VFP_LO_REGS:150000 ALL_REGS:150000 MEM:100000
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:135000 VFP_LO_REGS:135000 ALL_REGS:135000 MEM:90000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 109 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r174=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r149=r174                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 110 r175=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r113=[r149+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r150=r175                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 r114=r113&0xffffffffffffffee            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 [r149+0x20]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  40 r151=zxn([r150+0xa])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  42 r153=zxn([r150+0x12])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 r131=[r149+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  25 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  43 r155=r151|r153                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  45 r156=zxn([r150+0xe])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  30 r133=r131&0xffffffffffffff00            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  46 r158=r155|r156                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  61 r162=[r150+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  59 r160=[r150+0x18]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  62 r161=r162 0>>0x8                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  63 r163=r160 0>>0x8|r161                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  47 r134=r158|r133                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  50 r135=r134&0xffffffffffff00ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  27 r132=[r149+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 20--> b  0: i  28 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  31 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  33 loc [r150+0x8] 0>>0x10|r133             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  34 loc D#10                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  36 loc [r150+0x10] 0>>0x10                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  37 loc D#10|D#11                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  48 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  51 loc r135                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  53 loc [r150+0x18] 0>>0x8|r135             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  54 loc D#9                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  56 loc [r150+0x20] 0>>0x8                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  57 loc D#9|D#12                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  70 r137=r132&0xffffffffffffff55            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  73 r167=[r150+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  74 r138=r137|r167                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  89 r141=[r149+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i 111 r170=r141&0xfffffffffffeffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i 112 r170=r170&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  64 r165=[r150+0x1c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 32--> b  0: i  66 r166=r165 0>>0x8|r163                   :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  67 r136=r166|r135                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  68 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  71 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  75 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  77 r169=[r150+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  79 r139=r169<<0x4|r138                     :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  80 loc r139                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i  92 r172=[r150]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 39--> b  0: i  93 r143=r170|r172                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  82 r140=r139|0x11                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 40--> b  0: i  83 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  85 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  86 loc [r150]                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  94 [r149+0x8]=r143                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i 106 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 43--> b  0: i  98 [r149+0x18]=r136                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 43--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i 100 [r149+0x20]=r140                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 44--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 107 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 45
;;   new head = 7
;;   new tail = 107


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_ENCODER_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r131={1d,2u} r132={1d,2u} r133={1d,3u} r134={1d,2u} r135={1d,3u} r136={1d,2u} r137={1d,2u} r138={1d,2u} r139={1d,2u} r140={1d,2u} r141={1d,1u} r143={1d,1u} r149={1d,9u} r150={1d,14u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={2d,2u} r172={1d,1u} r174={1d,1u} r175={1d,1u} 
;;    total ref usage 138{60d,78u,0e} in 95{95 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 39 2 NOTE_INSN_FUNCTION_BEG)
(note 39 4 41 2 NOTE_INSN_DELETED)
(note 41 39 44 2 NOTE_INSN_DELETED)
(note 44 41 60 2 NOTE_INSN_DELETED)
(note 60 44 65 2 NOTE_INSN_DELETED)
(note 65 60 78 2 NOTE_INSN_DELETED)
(note 78 65 90 2 NOTE_INSN_DELETED)
(note 90 78 102 2 NOTE_INSN_DELETED)
(note 102 90 7 2 NOTE_INSN_DELETED)
(debug_insn 7 102 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":532:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":533:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":536:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":537:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":538:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":539:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":540:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":541:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":542:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":543:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":544:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":545:3 -1
     (nil))
(debug_insn 19 18 109 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":548:3 -1
     (nil))
(insn 109 19 2 2 (set (reg:SI 174)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":531:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 2 109 110 2 (set (reg/v/f:SI 149 [ TIMx ])
        (reg:SI 174)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":531:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))
(insn 110 2 20 2 (set (reg:SI 175)
        (reg:SI 1 r1 [ TIM_EncoderInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":531:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TIM_EncoderInitStruct ])
        (nil)))
(insn 20 110 3 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_20(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":548:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 20 21 2 (set (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
        (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":531:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))
(insn 21 3 22 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -18 [0xffffffffffffffee]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":548:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 22 21 23 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_20(D)->CCER+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":548:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 23 22 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":551:3 -1
     (nil))
(insn 40 23 42 2 (set (reg:SI 151)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                    (const_int 10 [0xa])) [1 TIM_EncoderInitStruct_25(D)->IC1ActiveInput+2 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":558:64 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 42 40 24 2 (set (reg:SI 153)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                    (const_int 18 [0x12])) [1 TIM_EncoderInitStruct_25(D)->IC1Filter+2 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":559:59 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 24 42 25 2 (set (reg/v:SI 131 [ tmpccmr1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_20(D)->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":551:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI tmpccmr1 (reg/v:SI 131 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":551:12 -1
     (nil))
(debug_insn 26 25 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":554:3 -1
     (nil))
(insn 43 26 45 2 (set (reg:SI 155)
        (ior:SI (reg:SI 151)
            (reg:SI 153))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":560:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 151)
            (nil))))
(insn 45 43 30 2 (set (reg:SI 156)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                    (const_int 14 [0xe])) [1 TIM_EncoderInitStruct_25(D)->IC1Prescaler+2 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":560:62 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 30 45 46 2 (set (reg/v:SI 133 [ tmpccmr1 ])
        (and:SI (reg/v:SI 131 [ tmpccmr1 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":557:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 131 [ tmpccmr1 ])
        (nil)))
(insn 46 30 61 2 (set (reg:SI 158)
        (ior:SI (reg:SI 155)
            (reg:SI 156))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":560:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))
(insn 61 46 59 2 (set (reg:SI 162 [ TIM_EncoderInitStruct_25(D)->IC2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 32 [0x20])) [1 TIM_EncoderInitStruct_25(D)->IC2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":565:59 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 61 62 2 (set (reg:SI 160 [ TIM_EncoderInitStruct_25(D)->IC2ActiveInput ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 24 [0x18])) [1 TIM_EncoderInitStruct_25(D)->IC2ActiveInput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":564:64 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 59 63 2 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 162 [ TIM_EncoderInitStruct_25(D)->IC2Filter ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":565:59 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162 [ TIM_EncoderInitStruct_25(D)->IC2Filter ])
        (nil)))
(insn 63 62 47 2 (set (reg:SI 163)
        (ior:SI (lshiftrt:SI (reg:SI 160 [ TIM_EncoderInitStruct_25(D)->IC2ActiveInput ])
                (const_int 8 [0x8]))
            (reg:SI 161))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":566:12 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 160 [ TIM_EncoderInitStruct_25(D)->IC2ActiveInput ])
            (nil))))
(insn 47 63 50 2 (set (reg/v:SI 134 [ tmpccmr1 ])
        (ior:SI (reg:SI 158)
            (reg/v:SI 133 [ tmpccmr1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":560:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/v:SI 133 [ tmpccmr1 ])
            (nil))))
(insn 50 47 27 2 (set (reg/v:SI 135 [ tmpccmr1 ])
        (and:SI (reg/v:SI 134 [ tmpccmr1 ])
            (const_int -65281 [0xffffffffffff00ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":563:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpccmr1 ])
        (nil)))
(insn 27 50 28 2 (set (reg/v:SI 132 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_20(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":554:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 29 2 (var_location:SI tmpccer (reg/v:SI 132 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":554:11 -1
     (nil))
(debug_insn 29 28 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":557:3 -1
     (nil))
(debug_insn 31 29 32 2 (var_location:SI tmpccmr1 (reg/v:SI 133 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":557:12 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":558:3 -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI D#10 (ior:SI (lshiftrt:SI (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                    (const_int 8 [0x8])) [1 TIM_EncoderInitStruct_25(D)->IC1ActiveInput+0 S4 A32])
            (const_int 16 [0x10]))
        (reg/v:SI 133 [ tmpccmr1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":558:12 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI tmpccmr1 (debug_expr:SI D#10)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":558:12 -1
     (nil))
(debug_insn 35 34 36 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":559:3 -1
     (nil))
(debug_insn 36 35 37 2 (var_location:SI D#11 (lshiftrt:SI (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 16 [0x10])) [1 TIM_EncoderInitStruct_25(D)->IC1Filter+0 S4 A32])
        (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":559:59 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI tmpccmr1 (ior:SI (debug_expr:SI D#10)
        (debug_expr:SI D#11))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":559:12 -1
     (nil))
(debug_insn 38 37 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":560:3 -1
     (nil))
(debug_insn 48 38 49 2 (var_location:SI tmpccmr1 (reg/v:SI 134 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":560:12 -1
     (nil))
(debug_insn 49 48 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":563:3 -1
     (nil))
(debug_insn 51 49 52 2 (var_location:SI tmpccmr1 (reg/v:SI 135 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":563:12 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":564:3 -1
     (nil))
(debug_insn 53 52 54 2 (var_location:SI D#9 (ior:SI (lshiftrt:SI (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                    (const_int 24 [0x18])) [1 TIM_EncoderInitStruct_25(D)->IC2ActiveInput+0 S4 A32])
            (const_int 8 [0x8]))
        (reg/v:SI 135 [ tmpccmr1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":564:12 -1
     (nil))
(debug_insn 54 53 55 2 (var_location:SI tmpccmr1 (debug_expr:SI D#9)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":564:12 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":565:3 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI D#12 (lshiftrt:SI (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 32 [0x20])) [1 TIM_EncoderInitStruct_25(D)->IC2Filter+0 S4 A32])
        (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":565:59 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI tmpccmr1 (ior:SI (debug_expr:SI D#9)
        (debug_expr:SI D#12))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":565:12 -1
     (nil))
(debug_insn 58 57 70 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":566:3 -1
     (nil))
(insn 70 58 73 2 (set (reg/v:SI 137 [ tmpccer ])
        (and:SI (reg/v:SI 132 [ tmpccer ])
            (const_int -171 [0xffffffffffffff55]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":569:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ tmpccer ])
        (nil)))
(insn 73 70 74 2 (set (reg:SI 167 [ TIM_EncoderInitStruct_25(D)->IC1Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 4 [0x4])) [1 TIM_EncoderInitStruct_25(D)->IC1Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":570:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 89 2 (set (reg/v:SI 138 [ tmpccer ])
        (ior:SI (reg/v:SI 137 [ tmpccer ])
            (reg:SI 167 [ TIM_EncoderInitStruct_25(D)->IC1Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":570:11 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ TIM_EncoderInitStruct_25(D)->IC1Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmpccer ])
            (nil))))
(insn 89 74 111 2 (set (reg:SI 141 [ _39 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 8 [0x8])) [1 TIMx_20(D)->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 89 112 2 (set (reg:SI 170)
        (and:SI (reg:SI 141 [ _39 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _39 ])
        (nil)))
(insn 112 111 64 2 (set (reg:SI 170)
        (and:SI (reg:SI 170)
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 90 {*arm_andsi3_insn}
     (nil))
(insn 64 112 66 2 (set (reg:SI 165 [ TIM_EncoderInitStruct_25(D)->IC2Prescaler ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 28 [0x1c])) [1 TIM_EncoderInitStruct_25(D)->IC2Prescaler+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":566:62 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 64 67 2 (set (reg:SI 166)
        (ior:SI (lshiftrt:SI (reg:SI 165 [ TIM_EncoderInitStruct_25(D)->IC2Prescaler ])
                (const_int 8 [0x8]))
            (reg:SI 163))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":566:12 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 165 [ TIM_EncoderInitStruct_25(D)->IC2Prescaler ])
        (expr_list:REG_DEAD (reg:SI 163)
            (nil))))
(insn 67 66 68 2 (set (reg/v:SI 136 [ tmpccmr1 ])
        (ior:SI (reg:SI 166)
            (reg/v:SI 135 [ tmpccmr1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":566:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg/v:SI 135 [ tmpccmr1 ])
            (nil))))
(debug_insn 68 67 69 2 (var_location:SI tmpccmr1 (reg/v:SI 136 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":566:12 -1
     (nil))
(debug_insn 69 68 71 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":569:3 -1
     (nil))
(debug_insn 71 69 72 2 (var_location:SI tmpccer (reg/v:SI 137 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":569:11 -1
     (nil))
(debug_insn 72 71 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":570:3 -1
     (nil))
(debug_insn 75 72 76 2 (var_location:SI tmpccer (reg/v:SI 138 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":570:11 -1
     (nil))
(debug_insn 76 75 77 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":571:3 -1
     (nil))
(insn 77 76 79 2 (set (reg:SI 169 [ TIM_EncoderInitStruct_25(D)->IC2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
                (const_int 20 [0x14])) [1 TIM_EncoderInitStruct_25(D)->IC2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":571:60 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 77 80 2 (set (reg/v:SI 139 [ tmpccer ])
        (ior:SI (ashift:SI (reg:SI 169 [ TIM_EncoderInitStruct_25(D)->IC2Polarity ])
                (const_int 4 [0x4]))
            (reg/v:SI 138 [ tmpccer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":571:11 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 169 [ TIM_EncoderInitStruct_25(D)->IC2Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ tmpccer ])
            (nil))))
(debug_insn 80 79 81 2 (var_location:SI tmpccer (reg/v:SI 139 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":571:11 -1
     (nil))
(debug_insn 81 80 92 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":572:3 -1
     (nil))
(insn 92 81 93 2 (set (reg:SI 172 [ TIM_EncoderInitStruct_25(D)->EncoderMode ])
        (mem:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ]) [1 TIM_EncoderInitStruct_25(D)->EncoderMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ TIM_EncoderInitStruct ])
        (nil)))
(insn 93 92 82 2 (set (reg:SI 143 [ _41 ])
        (ior:SI (reg:SI 170)
            (reg:SI 172 [ TIM_EncoderInitStruct_25(D)->EncoderMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ TIM_EncoderInitStruct_25(D)->EncoderMode ])
        (expr_list:REG_DEAD (reg:SI 170)
            (nil))))
(insn 82 93 83 2 (set (reg/v:SI 140 [ tmpccer ])
        (ior:SI (reg/v:SI 139 [ tmpccer ])
            (const_int 17 [0x11]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":572:11 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpccer ])
        (nil)))
(debug_insn 83 82 84 2 (var_location:SI tmpccer (reg/v:SI 140 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":572:11 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":575:3 -1
     (nil))
(debug_insn 85 84 86 2 (var_location:SI TIMx (reg/v/f:SI 149 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":575:3 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI EncoderMode (mem:SI (reg/v/f:SI 150 [ TIM_EncoderInitStruct ]) [1 TIM_EncoderInitStruct_25(D)->EncoderMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":575:3 -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3956:22 -1
     (nil))
(debug_insn 88 87 94 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 -1
     (nil))
(insn 94 88 95 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 8 [0x8])) [1 TIMx_20(D)->SMCR+0 S4 A32])
        (reg:SI 143 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3958:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _41 ])
        (nil)))
(debug_insn 95 94 96 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":575:3 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI EncoderMode (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":575:3 -1
     (nil))
(debug_insn 97 96 106 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":578:3 -1
     (nil))
(insn 106 97 98 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":584:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 98 106 99 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_20(D)->CCMR1+0 S4 A32])
        (reg/v:SI 136 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmpccmr1 ])
        (nil)))
(debug_insn 99 98 100 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":581:3 -1
     (nil))
(insn 100 99 101 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 149 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_20(D)->CCER+0 S4 A32])
        (reg/v:SI 140 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":581:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 149 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ tmpccer ])
            (nil))))
(debug_insn 101 100 107 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":583:3 -1
     (nil))
(insn 107 101 113 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":584:1 -1
     (nil))
(note 113 107 0 NOTE_INSN_DELETED)

;; Function LL_TIM_HALLSENSOR_StructInit (LL_TIM_HALLSENSOR_StructInit, funcdef_no=641, decl_uid=10998, cgraph_uid=645, symbol_order=649)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000


Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:8000 CALLER_SAVE_REGS:8000 EVEN_REG:8000 GENERAL_REGS:8000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 20 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 [r113+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_HALLSENSOR_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} r118={1d,1u} 
;;    total ref usage 45{28d,17u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":596:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ TIM_HallSensorInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":594:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIM_HallSensorInitStruct ])
        (nil)))
(insn 2 20 7 2 (set (reg/v/f:SI 113 [ TIM_HallSensorInitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":594:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":596:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ TIM_HallSensorInitStruct ]) [1 TIM_HallSensorInitStruct_2(D)->IC1Polarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":596:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":597:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_HallSensorInitStruct ])
                (const_int 4 [0x4])) [1 TIM_HallSensorInitStruct_2(D)->IC1Prescaler+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":597:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":598:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_HallSensorInitStruct ])
                (const_int 8 [0x8])) [1 TIM_HallSensorInitStruct_2(D)->IC1Filter+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":598:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":599:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_HallSensorInitStruct ])
                (const_int 12 [0xc])) [1 TIM_HallSensorInitStruct_2(D)->CommutationDelay+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":599:47 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ TIM_HallSensorInitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)

;; Function LL_TIM_HALLSENSOR_Init (LL_TIM_HALLSENSOR_Init, funcdef_no=642, decl_uid=11001, cgraph_uid=646, symbol_order=650)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LL_TIM_HALLSENSOR_Init

Dataflow summary:
def_info->table_size = 55, use_info->table_size = 78
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r120={1d,2u} r121={1d,3u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r125={1d,2u} r126={2d,4u} r127={1d,2u} r129={2d,3u} r130={2d,3u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r137={1d,12u} r138={1d,7u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 128{54d,74u,0e} in 96{96 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 120 121 122 123 124 125 126 127 129 130 131 132 133 137 138 140 142 144 145 146 149 151 152
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 113 114 120 121 122 123 124 125 126 127 129 130 131 132 133 137 138 140 142 144 145 146 149 151 152
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u74(0){ }u75(7){ }u76(13){ }u77(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 104 to worklist
  Adding insn 93 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 103 to worklist
  Adding insn 88 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 43 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 34 to worklist
  Adding insn 17 to worklist
  Adding insn 3 to worklist
  Adding insn 107 to worklist
  Adding insn 2 to worklist
  Adding insn 106 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)

Pass 0 for finding pseudo/allocno costs


  r152 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r151 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70000 VFP_LO_REGS:70000 ALL_REGS:70000 MEM:41000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:175000 VFP_LO_REGS:175000 ALL_REGS:175000 MEM:111000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r152 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r151 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r149 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:180000 VFP_LO_REGS:180000 ALL_REGS:180000 MEM:120000
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:60000 MEM:40000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 106 to 104 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 r151=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r137=r151                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 r152=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r113=[r137+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r138=r152                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 r114=r113&0xffffffffffffffee            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 [r137+0x20]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 r121=[r137+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  21 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 r122=[r137+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  24 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  26 r123=[r137+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  27 loc r123                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  60 r145=r122&0xffffffffffffff00            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  70 r131=r123&0xffffffffffffff55            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  34 r125=r121|0xd0                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  56 r140=zxn([r138+0xa])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  58 r142=zxn([r138+0x6])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  59 r144=r140|r142                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  61 r146=r144|r145                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 110 r129=r146&0xfffffffffeffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 111 r129=r129&0xffffffffffff03ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 112 r130=r129|0x7000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 113 r130=r130|0x3                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  29 r124=[r137+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 22--> b  0: i  30 loc r124                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  32 loc r121|0x80                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  35 loc r125                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 108 r126=r124&0xffffffffffceffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 109 r126=r126&0xffffffffffffff88            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  39 loc r126                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  41 loc r126|0x40                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  43 r127=r126|0x44                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  44 loc r127                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  46 loc r122&0xffffffffffffff00             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  48 loc r122&0xffffffffffffff00|0x3         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  49 loc D#17                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  51 loc [r138+0x8] 0>>0x10|D#17             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 100 loc [r138+0x8]                          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i 101 loc r138+0x4                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  53 loc r122&0xffffffffffffff00|D#18 0>>0x10|[D#19] 0>>0x10|0x3:nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  64 loc r129|0x3                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  68 loc r130                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  71 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  73 r149=[r138]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  80 [r137+0x4]=r125                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  74 r132=r131|r149                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 29--> b  0: i  75 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  88 r120=[r138+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  77 r133=r132|0x11                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 31--> b  0: i  78 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  82 [r137+0x8]=r127                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 103 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  84 [r137+0x18]=r130                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 34--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  86 [r137+0x20]=r133                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  89 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  90 loc r120                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  93 [r137+0x38]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  94 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i 104 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 37
;;   new head = 7
;;   new tail = 104


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_HALLSENSOR_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r120={1d,2u} r121={1d,3u} r122={1d,5u} r123={1d,2u} r124={1d,2u} r125={1d,2u} r126={2d,4u} r127={1d,2u} r129={2d,3u} r130={2d,3u} r131={1d,2u} r132={1d,2u} r133={1d,2u} r137={1d,12u} r138={1d,7u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} 
;;    total ref usage 128{54d,74u,0e} in 96{96 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 37 2 NOTE_INSN_FUNCTION_BEG)
(note 37 4 55 2 NOTE_INSN_DELETED)
(note 55 37 57 2 NOTE_INSN_DELETED)
(note 57 55 62 2 NOTE_INSN_DELETED)
(note 62 57 66 2 NOTE_INSN_DELETED)
(note 66 62 97 2 NOTE_INSN_DELETED)
(note 97 66 7 2 NOTE_INSN_DELETED)
(debug_insn 7 97 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":625:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":626:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":627:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":628:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":631:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":632:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":633:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":634:3 -1
     (nil))
(debug_insn 15 14 106 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":637:3 -1
     (nil))
(insn 106 15 2 2 (set (reg:SI 151)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":624:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 2 106 107 2 (set (reg/v/f:SI 137 [ TIMx ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":624:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 107 2 16 2 (set (reg:SI 152)
        (reg:SI 1 r1 [ TIM_HallSensorInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":624:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TIM_HallSensorInitStruct ])
        (nil)))
(insn 16 107 3 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_10(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":637:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 16 17 2 (set (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":624:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 17 3 18 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -18 [0xffffffffffffffee]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":637:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 18 17 19 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_10(D)->CCER+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":637:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":640:3 -1
     (nil))
(insn 20 19 21 2 (set (reg/v:SI 121 [ tmpcr2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_10(D)->CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":640:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 22 2 (var_location:SI tmpcr2 (reg/v:SI 121 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":640:10 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":643:3 -1
     (nil))
(insn 23 22 24 2 (set (reg/v:SI 122 [ tmpccmr1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_10(D)->CCMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":643:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 25 2 (var_location:SI tmpccmr1 (reg/v:SI 122 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":643:12 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":646:3 -1
     (nil))
(insn 26 25 27 2 (set (reg/v:SI 123 [ tmpccer ])
        (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_10(D)->CCER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":646:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 28 2 (var_location:SI tmpccer (reg/v:SI 123 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":646:11 -1
     (nil))
(debug_insn 28 27 60 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":649:3 -1
     (nil))
(insn 60 28 70 2 (set (reg:SI 145 [ tmpccmr1 ])
        (and:SI (reg/v:SI 122 [ tmpccmr1 ])
            (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":663:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 122 [ tmpccmr1 ])
        (nil)))
(insn 70 60 34 2 (set (reg/v:SI 131 [ tmpccer ])
        (and:SI (reg/v:SI 123 [ tmpccer ])
            (const_int -171 [0xffffffffffffff55]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":673:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 123 [ tmpccer ])
        (nil)))
(insn 34 70 56 2 (set (reg/v:SI 125 [ tmpcr2 ])
        (ior:SI (reg/v:SI 121 [ tmpcr2 ])
            (const_int 208 [0xd0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":655:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 121 [ tmpcr2 ])
        (nil)))
(insn 56 34 58 2 (set (reg:SI 140)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
                    (const_int 10 [0xa])) [1 TIM_HallSensorInitStruct_21(D)->IC1Filter+2 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":665:62 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 58 56 59 2 (set (reg:SI 142)
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
                    (const_int 6 [0x6])) [1 TIM_HallSensorInitStruct_21(D)->IC1Prescaler+2 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":666:65 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 59 58 61 2 (set (reg:SI 144)
        (ior:SI (reg:SI 140)
            (reg:SI 142))) 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 140)
            (nil))))
(insn 61 59 110 2 (set (reg:SI 146)
        (ior:SI (reg:SI 144)
            (reg:SI 145 [ tmpccmr1 ]))) 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ tmpccmr1 ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 110 61 111 2 (set (reg:SI 129 [ _20 ])
        (and:SI (reg:SI 146)
            (const_int -16777217 [0xfffffffffeffffff]))) 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 111 110 112 2 (set (reg:SI 129 [ _20 ])
        (and:SI (reg:SI 129 [ _20 ])
            (const_int -64513 [0xffffffffffff03ff]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 112 111 113 2 (set (reg/v:SI 130 [ tmpccmr1 ])
        (ior:SI (reg:SI 129 [ _20 ])
            (const_int 28672 [0x7000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":670:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _20 ])
        (nil)))
(insn 113 112 29 2 (set (reg/v:SI 130 [ tmpccmr1 ])
        (ior:SI (reg/v:SI 130 [ tmpccmr1 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":670:12 106 {*iorsi3_insn}
     (nil))
(insn 29 113 30 2 (set (reg/v:SI 124 [ tmpsmcr ])
        (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 8 [0x8])) [1 TIMx_10(D)->SMCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":649:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 29 31 2 (var_location:SI tmpsmcr (reg/v:SI 124 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":649:11 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":652:3 -1
     (nil))
(debug_insn 32 31 33 2 (var_location:SI tmpcr2 (ior:SI (reg/v:SI 121 [ tmpcr2 ])
        (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":652:10 -1
     (nil))
(debug_insn 33 32 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":655:3 -1
     (nil))
(debug_insn 35 33 36 2 (var_location:SI tmpcr2 (reg/v:SI 125 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":655:10 -1
     (nil))
(debug_insn 36 35 108 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":658:3 -1
     (nil))
(insn 108 36 109 2 (set (reg/v:SI 126 [ tmpsmcr ])
        (and:SI (reg/v:SI 124 [ tmpsmcr ])
            (const_int -3211265 [0xffffffffffceffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":658:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ tmpsmcr ])
        (nil)))
(insn 109 108 39 2 (set (reg/v:SI 126 [ tmpsmcr ])
        (and:SI (reg/v:SI 126 [ tmpsmcr ])
            (const_int -120 [0xffffffffffffff88]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":658:11 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 39 109 40 2 (var_location:SI tmpsmcr (reg/v:SI 126 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":658:11 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":659:3 -1
     (nil))
(debug_insn 41 40 42 2 (var_location:SI tmpsmcr (ior:SI (reg/v:SI 126 [ tmpsmcr ])
        (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":659:11 -1
     (nil))
(debug_insn 42 41 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":660:3 -1
     (nil))
(insn 43 42 44 2 (set (reg/v:SI 127 [ tmpsmcr ])
        (ior:SI (reg/v:SI 126 [ tmpsmcr ])
            (const_int 68 [0x44]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":660:11 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ tmpsmcr ])
        (nil)))
(debug_insn 44 43 45 2 (var_location:SI tmpsmcr (reg/v:SI 127 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":660:11 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":663:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI tmpccmr1 (and:SI (reg/v:SI 122 [ tmpccmr1 ])
        (const_int -256 [0xffffffffffffff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":663:12 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":664:3 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI D#17 (ior:SI (and:SI (reg/v:SI 122 [ tmpccmr1 ])
            (const_int -256 [0xffffffffffffff00]))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":664:12 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI tmpccmr1 (debug_expr:SI D#17)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":664:12 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":665:3 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI tmpccmr1 (ior:SI (lshiftrt:SI (mem:SI (plus:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
                    (const_int 8 [0x8])) [1 TIM_HallSensorInitStruct_21(D)->IC1Filter+0 S4 A32])
            (const_int 16 [0x10]))
        (debug_expr:SI D#17))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":665:12 -1
     (nil))
(debug_insn 52 51 100 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":666:3 -1
     (nil))
(debug_insn 100 52 101 2 (var_location:SI D#18 (mem:SI (plus:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
            (const_int 8 [0x8])) [1 TIM_HallSensorInitStruct_21(D)->IC1Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":692:10 -1
     (nil))
(debug_insn 101 100 53 2 (var_location:SI D#19 (plus:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
        (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":692:10 -1
     (nil))
(debug_insn 53 101 54 2 (var_location:SI tmpccmr1 (ior:SI (ior:SI (ior:SI (and:SI (reg/v:SI 122 [ tmpccmr1 ])
                    (const_int -256 [0xffffffffffffff00]))
                (lshiftrt:SI (debug_expr:SI D#18)
                    (const_int 16 [0x10])))
            (lshiftrt:SI (mem:SI (debug_expr:SI D#19) [1 TIM_HallSensorInitStruct_21(D)->IC1Prescaler+0 S4 A32])
                (const_int 16 [0x10])))
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":666:12 -1
     (nil))
(debug_insn 54 53 64 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":669:3 -1
     (nil))
(debug_insn 64 54 65 2 (var_location:SI tmpccmr1 (ior:SI (reg:SI 129 [ _20 ])
        (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":669:12 -1
     (nil))
(debug_insn 65 64 68 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":670:3 -1
     (nil))
(debug_insn 68 65 69 2 (var_location:SI tmpccmr1 (reg/v:SI 130 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":670:12 -1
     (nil))
(debug_insn 69 68 71 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":673:3 -1
     (nil))
(debug_insn 71 69 72 2 (var_location:SI tmpccer (reg/v:SI 131 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":673:11 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":674:3 -1
     (nil))
(insn 73 72 80 2 (set (reg:SI 149 [ TIM_HallSensorInitStruct_21(D)->IC1Polarity ])
        (mem:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ]) [1 TIM_HallSensorInitStruct_21(D)->IC1Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":674:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 73 74 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 4 [0x4])) [1 TIMx_10(D)->CR2+0 S4 A32])
        (reg/v:SI 125 [ tmpcr2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":678:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ tmpcr2 ])
        (nil)))
(insn 74 80 75 2 (set (reg/v:SI 132 [ tmpccer ])
        (ior:SI (reg/v:SI 131 [ tmpccer ])
            (reg:SI 149 [ TIM_HallSensorInitStruct_21(D)->IC1Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":674:11 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ TIM_HallSensorInitStruct_21(D)->IC1Polarity ])
        (expr_list:REG_DEAD (reg/v:SI 131 [ tmpccer ])
            (nil))))
(debug_insn 75 74 76 2 (var_location:SI tmpccer (reg/v:SI 132 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":674:11 -1
     (nil))
(debug_insn 76 75 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":675:3 -1
     (nil))
(insn 88 76 77 2 (set (reg:SI 120 [ _8 ])
        (mem:SI (plus:SI (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
                (const_int 12 [0xc])) [1 TIM_HallSensorInitStruct_21(D)->CommutationDelay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":690:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ TIM_HallSensorInitStruct ])
        (nil)))
(insn 77 88 78 2 (set (reg/v:SI 133 [ tmpccer ])
        (ior:SI (reg/v:SI 132 [ tmpccer ])
            (const_int 17 [0x11]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":675:11 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 132 [ tmpccer ])
        (nil)))
(debug_insn 78 77 79 2 (var_location:SI tmpccer (reg/v:SI 133 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":675:11 -1
     (nil))
(debug_insn 79 78 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":678:3 -1
     (nil))
(debug_insn 81 79 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":681:3 -1
     (nil))
(insn 82 81 83 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 8 [0x8])) [1 TIMx_10(D)->SMCR+0 S4 A32])
        (reg/v:SI 127 [ tmpsmcr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":681:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ tmpsmcr ])
        (nil)))
(debug_insn 83 82 103 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":684:3 -1
     (nil))
(insn 103 83 84 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":693:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 84 103 85 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 24 [0x18])) [1 TIMx_10(D)->CCMR1+0 S4 A32])
        (reg/v:SI 130 [ tmpccmr1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":684:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 130 [ tmpccmr1 ])
        (nil)))
(debug_insn 85 84 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":687:3 -1
     (nil))
(insn 86 85 87 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 32 [0x20])) [1 TIMx_10(D)->CCER+0 S4 A32])
        (reg/v:SI 133 [ tmpccer ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":687:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ tmpccer ])
        (nil)))
(debug_insn 87 86 89 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":690:3 -1
     (nil))
(debug_insn 89 87 90 2 (var_location:SI TIMx (reg/v/f:SI 137 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":690:3 -1
     (nil))
(debug_insn 90 89 91 2 (var_location:SI CompareValue (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":690:3 -1
     (nil))
(debug_insn 91 90 92 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3214:22 -1
     (nil))
(debug_insn 92 91 93 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3216:3 -1
     (nil))
(insn 93 92 94 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 137 [ TIMx ])
                (const_int 56 [0x38])) [1 TIMx_10(D)->CCR2+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3216:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ TIMx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(debug_insn 94 93 95 2 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":690:3 -1
     (nil))
(debug_insn 95 94 96 2 (var_location:SI CompareValue (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":690:3 -1
     (nil))
(debug_insn 96 95 104 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":692:3 -1
     (nil))
(insn 104 96 114 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":693:1 -1
     (nil))
(note 114 104 0 NOTE_INSN_DELETED)

;; Function LL_TIM_BDTR_StructInit (LL_TIM_BDTR_StructInit, funcdef_no=643, decl_uid=11003, cgraph_uid=647, symbol_order=651)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r129 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:22000 CALLER_SAVE_REGS:22000 EVEN_REG:22000 GENERAL_REGS:22000 MEM:135000
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:205000 VFP_LO_REGS:205000 ALL_REGS:205000 MEM:131000


Pass 1 for finding pseudo/allocno costs

    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r129 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:22000 CALLER_SAVE_REGS:22000 EVEN_REG:22000 GENERAL_REGS:22000 MEM:140000
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:210000 VFP_LO_REGS:210000 ALL_REGS:210000 MEM:140000

;;   ======================================================
;;   -- basic block 2 from 49 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 r129=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r113=r129                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 [r113]=r114                             :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 [r113+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 [r113+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  18 [r113+0xc]=r114#0                       :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  22 [r113+0xe]=r114#0                       :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  25 [r113+0x10]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  28 [r113+0x14]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  31 [r113+0x18]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  34 [r113+0x1c]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  37 [r113+0x20]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  40 [r113+0x24]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  43 [r113+0x28]=r114                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  46 [r113+0x2c]=r114                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 6
;;   new tail = 46


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_BDTR_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,13u} r114={1d,13u} r129={1d,1u} 
;;    total ref usage 63{28d,35u,0e} in 29{29 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":705:3 -1
     (nil))
(insn 49 6 2 2 (set (reg:SI 129)
        (reg:SI 0 r0 [ TIM_BDTRInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":703:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIM_BDTRInitStruct ])
        (nil)))
(insn 2 49 7 2 (set (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
        (reg:SI 129)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":703:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":705:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ]) [1 TIM_BDTRInitStruct_2(D)->OSSRState+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":705:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":706:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [1 TIM_BDTRInitStruct_2(D)->OSSIState+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":706:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":707:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [1 TIM_BDTRInitStruct_2(D)->LockLevel+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":707:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":708:3 -1
     (nil))
(insn 18 15 19 2 (set (mem:QI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 12 [0xc])) [0 TIM_BDTRInitStruct_2(D)->DeadTime+0 S1 A32])
        (subreg:QI (reg:SI 114) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":708:39 263 {*arm_movqi_insn}
     (nil))
(debug_insn 19 18 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":709:3 -1
     (nil))
(insn 22 19 23 2 (set (mem:HI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 14 [0xe])) [6 TIM_BDTRInitStruct_2(D)->BreakState+0 S2 A16])
        (subreg:HI (reg:SI 114) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":709:39 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":710:3 -1
     (nil))
(insn 25 23 26 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 16 [0x10])) [1 TIM_BDTRInitStruct_2(D)->BreakPolarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":710:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":711:3 -1
     (nil))
(insn 28 26 29 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_2(D)->BreakFilter+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":711:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":712:3 -1
     (nil))
(insn 31 29 32 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 24 [0x18])) [1 TIM_BDTRInitStruct_2(D)->BreakAFMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":712:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":713:3 -1
     (nil))
(insn 34 32 35 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 28 [0x1c])) [1 TIM_BDTRInitStruct_2(D)->Break2State+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":713:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 35 34 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":714:3 -1
     (nil))
(insn 37 35 38 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 32 [0x20])) [1 TIM_BDTRInitStruct_2(D)->Break2Polarity+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":714:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 38 37 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":715:3 -1
     (nil))
(insn 40 38 41 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 36 [0x24])) [1 TIM_BDTRInitStruct_2(D)->Break2Filter+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":715:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":716:3 -1
     (nil))
(insn 43 41 44 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 40 [0x28])) [1 TIM_BDTRInitStruct_2(D)->Break2AFMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":716:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 44 43 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":717:3 -1
     (nil))
(insn 46 44 50 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
                (const_int 44 [0x2c])) [1 TIM_BDTRInitStruct_2(D)->AutomaticOutput+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":717:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ TIM_BDTRInitStruct ])
            (nil))))
(note 50 46 0 NOTE_INSN_DELETED)

;; Function LL_TIM_BDTR_Init (LL_TIM_BDTR_Init, funcdef_no=644, decl_uid=11006, cgraph_uid=648, symbol_order=652)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 12 (    1)


LL_TIM_BDTR_Init

Dataflow summary:
def_info->table_size = 84, use_info->table_size = 157
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,11u} r103={1d,10u} r116={1d,2u} r118={1d,2u} r120={1d,2u} r123={1d,2u} r126={1d,2u} r127={1d,1u} r129={1d,2u} r131={1d,2u} r133={1d,2u} r135={1d,2u} r137={1d,1u} r139={1d,2u} r140={2d,7u} r147={1d,1u} r154={1d,1u} r155={3d,6u} r156={1d,1u} r161={1d,2u} r163={1d,4u,3e} r164={1d,30u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} 
;;    total ref usage 244{84d,157u,3e} in 133{133 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 118 120 123 126 127 140 163 164 165 166 167 168 169 170 171 172 173 174 175 177 197 198
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 116 118 120 123 126 127 140 163 164 165 166 167 168 169 170 171 172 173 174 175 177 197 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u51(7){ }u52(13){ }u53(102){ }u54(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc] 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  gen 	 100 [cc] 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 163
;; lr  def 	 100 [cc] 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  gen 	 100 [cc] 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164

( 4 )->[5]->( 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  out 	

( 8 9 10 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 164
;; lr  def 	 131 133 135 137 140 180 181 182 183 184 185 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
;; live  gen 	 131 133 135 137 140 180 181 182 183 184 185 186
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163

( 6 4 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 164
;; lr  def 	 139 155 156 188 189 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  gen 	 139 155 156 188 189 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164

( 3 )->[9]->( 6 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u116(7){ }u117(13){ }u118(102){ }u119(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 164
;; lr  def 	 147 155 161 191 192 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  gen 	 147 155 161 191 192 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164

( 5 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 164
;; lr  def 	 129 154 155 194 195 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
;; live  gen 	 129 154 155 194 195 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164

( 7 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u153(0){ }u154(7){ }u155(13){ }u156(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 55 to worklist
  Adding insn 59 to worklist
  Adding insn 63 to worklist
  Adding insn 162 to worklist
  Adding insn 165 to worklist
  Adding insn 96 to worklist
  Adding insn 167 to worklist
  Adding insn 169 to worklist
  Adding insn 171 to worklist
  Adding insn 157 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 156 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 73 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 163 164
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 142 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
  Adding insn 62 to worklist
  Adding insn 61 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
  Adding insn 58 to worklist
  Adding insn 57 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140 163 164
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 3 to worklist
  Adding insn 160 to worklist
  Adding insn 2 to worklist
  Adding insn 159 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 14 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r198 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r197 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r196 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r195 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r193 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r192 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r190 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r189 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r188 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r186 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r185 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r184 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r183 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r182 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r181 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r180 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r179 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14210 VFP_LO_REGS:14210 ALL_REGS:14210 MEM:7350
  r178 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:20300 VFP_LO_REGS:20300 ALL_REGS:20300 MEM:10500
  r177 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r175 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r172 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r171 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r169 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:174130 VFP_LO_REGS:174130 ALL_REGS:174130 MEM:110420
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:57850 VFP_LO_REGS:57850 ALL_REGS:57850 MEM:32900
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49710 VFP_LO_REGS:49710 ALL_REGS:49710 MEM:33140
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r129 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r198: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r197: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r198 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r197 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r196 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r195 costs: LO_REGS:0 HI_REGS:294 CALLER_SAVE_REGS:294 EVEN_REG:294 GENERAL_REGS:294 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r193 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r192 costs: LO_REGS:0 HI_REGS:420 CALLER_SAVE_REGS:420 EVEN_REG:420 GENERAL_REGS:420 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r190 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r189 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r188 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r186 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r185 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r184 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r183 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r182 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r181 costs: LO_REGS:0 HI_REGS:1314 CALLER_SAVE_REGS:1314 EVEN_REG:1314 GENERAL_REGS:1314 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r180 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r179 costs: LO_REGS:0 HI_REGS:980 CALLER_SAVE_REGS:980 EVEN_REG:980 GENERAL_REGS:980 VFP_D0_D7_REGS:14700 VFP_LO_REGS:14700 ALL_REGS:14700 MEM:9800
  r178 costs: LO_REGS:0 HI_REGS:1400 CALLER_SAVE_REGS:1400 EVEN_REG:1400 GENERAL_REGS:1400 VFP_D0_D7_REGS:21000 VFP_LO_REGS:21000 ALL_REGS:21000 MEM:14000
  r177 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r175 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r172 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r171 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r170 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r169 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r167 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:179130 VFP_LO_REGS:179130 ALL_REGS:179130 MEM:119420
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:62850 VFP_LO_REGS:62850 ALL_REGS:62850 MEM:41900
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6300 VFP_LO_REGS:6300 ALL_REGS:6300 MEM:4200
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49710 VFP_LO_REGS:49710 ALL_REGS:49710 MEM:33140
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r133 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19710 VFP_LO_REGS:19710 ALL_REGS:19710 MEM:13140
  r129 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r127 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 159 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 r198=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r164=r198                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  17 loc zxn([r164+0xc])                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 loc zxn([r164+0xc])|[r164+0x8]          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 159 r197=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 r165=zxn([r164+0xc])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  22 r167=[r164+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 r169=[r164+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 r166=r165|r167                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  24 r116=r166&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  25 loc [r164+0x4]|r116                     :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  28 r168=r116|r169                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 r171=[r164]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  29 r118=r168&0xfffffffffffff7ff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  30 loc [r164]|r118                         :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  37 r172=zxn([r164+0xe])                    :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  33 r170=r118|r171                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  34 r120=r170&0xffffffffffffefff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  35 loc zxn([r164+0xe])|r120                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  38 r173=r172|r120                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  42 r175=[r164+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  39 r123=r173&0xffffffffffffdfff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  40 loc [r164+0x10]|r123                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  45 r126=[r164+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  43 r174=r123|r175                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 18--> b  0: i  46 loc r174&0xffffffffffffbfff|r126        :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  49 r127=r174&0xffffffffffff3fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  50 r140=r127|r126                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  51 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  53 r177=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i   2 r163=r197                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 23--> b  0: i  54 cc=cmp(r163,r177)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  55 pc={(cc==0)?L101:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 24
;;   new head = 7
;;   new tail = 55

;;   ======================================================
;;   -- basic block 3 from 57 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 r178=0x40013400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 cc=cmp(r163,r178)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  59 pc={(cc==0)?L119:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 57
;;   new tail = 59

;;   ======================================================
;;   -- basic block 4 from 61 to 63 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 r179=0x40015000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 cc=cmp(r163,r179)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 pc={(cc!=0)?L92:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 61
;;   new tail = 63

;;   ======================================================
;;   -- basic block 5 from 162 to 162 -- before reload
;;   ======================================================

;;	  0--> b  0: i 162 pc=L137                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 162
;;   new tail = 162

;;   ======================================================
;;   -- basic block 6 from 68 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r181=[r164+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  73 r131=r155&0xffffffffff0fffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  74 loc [r164+0x24]|r131                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  81 r183=[r164+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 r180=r131|r181                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  78 r133=r180&0xfffffffffeffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  79 loc [r164+0x1c]|r133                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  82 r182=r133|r183                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  86 r185=[r164+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  83 r135=r182&0xfffffffffdffffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  84 loc [r164+0x20]|r135                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  89 r186=[r164+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  87 r184=r135|r185                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  88 r137=r184&0xffffffffdfffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  90 r140=r137|r186                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  91 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 68
;;   new tail = 91

;;   ======================================================
;;   -- basic block 7 from 94 to 165 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 [r163+0x44]=r140                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 165 pc=L164                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 94
;;   new tail = 165

;;   ======================================================
;;   -- basic block 8 from 103 to 167 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r189=[r164+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 106 r139=r140&0xfffffffffff0ffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 107 loc [r164+0x14]|r139                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 112 r190=[r164+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 110 r188=r139|r189                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 111 r156=r188&0xffffffffefffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 113 r155=r156|r190                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 114 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 167 pc=L116                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 103
;;   new tail = 167

;;   ======================================================
;;   -- basic block 9 from 121 to 169 -- before reload
;;   ======================================================

;;	  0--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 r192=[r164+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 124 r161=r140&0xfffffffffff0ffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 125 loc [r164+0x14]|r161                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 126 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 130 r193=[r164+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 128 r191=r161|r192                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 129 r147=r191&0xffffffffefffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 131 r155=r147|r193                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 132 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 134 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 169 pc=L116                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 121
;;   new tail = 169

;;   ======================================================
;;   -- basic block 10 from 139 to 171 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 r195=[r164+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 142 r129=r140&0xfffffffffff0ffff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 loc [r164+0x14]|r129                    :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 r196=[r164+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 146 r194=r129|r195                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 147 r154=r194&0xffffffffefffffff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 149 r155=r154|r196                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 150 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 152 loc r155                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 171 pc=L116                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 139
;;   new tail = 171

;;   ======================================================
;;   -- basic block 11 from 156 to 157 -- before reload
;;   ======================================================

;;	  0--> b  0: i 156 r0=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 157 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 156
;;   new tail = 157


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


LL_TIM_BDTR_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,11u} r103={1d,10u} r116={1d,2u} r118={1d,2u} r120={1d,2u} r123={1d,2u} r126={1d,2u} r127={1d,1u} r129={1d,2u} r131={1d,2u} r133={1d,2u} r135={1d,2u} r137={1d,1u} r139={1d,2u} r140={2d,7u} r147={1d,1u} r154={1d,1u} r155={3d,6u} r156={1d,1u} r161={1d,2u} r163={1d,4u,3e} r164={1d,30u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,2u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} 
;;    total ref usage 244{84d,157u,3e} in 133{133 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 44 2 NOTE_INSN_FUNCTION_BEG)
(note 44 4 48 2 NOTE_INSN_DELETED)
(note 48 44 7 2 NOTE_INSN_DELETED)
(debug_insn 7 48 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":739:3 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI tmpbdtr (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":739:12 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":742:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":743:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":744:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":745:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":746:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":747:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":748:3 -1
     (nil))
(debug_insn 16 15 160 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":754:3 -1
     (nil))
(insn 160 16 3 2 (set (reg:SI 198)
        (reg:SI 1 r1 [ TIM_BDTRInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":738:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ TIM_BDTRInitStruct ])
        (nil)))
(insn 3 160 17 2 (set (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
        (reg:SI 198)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":738:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 198)
        (nil)))
(debug_insn 17 3 18 2 (var_location:SI tmpbdtr (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 12 [0xc])) [0 TIM_BDTRInitStruct_31(D)->DeadTime+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":754:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":755:3 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI tmpbdtr (ior:SI (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                    (const_int 12 [0xc])) [0 TIM_BDTRInitStruct_31(D)->DeadTime+0 S1 A32]))
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [1 TIM_BDTRInitStruct_31(D)->LockLevel+0 S4 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":755:3 -1
     (nil))
(debug_insn 20 19 159 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":756:3 -1
     (nil))
(insn 159 20 21 2 (set (reg:SI 197)
        (reg:SI 0 r0 [ TIMx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":738:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ TIMx ])
        (nil)))
(insn 21 159 22 2 (set (reg:SI 165 [ TIM_BDTRInitStruct_31(D)->DeadTime ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                    (const_int 12 [0xc])) [0 TIM_BDTRInitStruct_31(D)->DeadTime+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":754:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 27 2 (set (reg:SI 167 [ TIM_BDTRInitStruct_31(D)->LockLevel ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 8 [0x8])) [1 TIM_BDTRInitStruct_31(D)->LockLevel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":755:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 22 23 2 (set (reg:SI 169 [ TIM_BDTRInitStruct_31(D)->OSSIState ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [1 TIM_BDTRInitStruct_31(D)->OSSIState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":756:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 27 24 2 (set (reg:SI 166 [ tmpbdtr ])
        (ior:SI (reg:SI 165 [ TIM_BDTRInitStruct_31(D)->DeadTime ])
            (reg:SI 167 [ TIM_BDTRInitStruct_31(D)->LockLevel ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":755:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ TIM_BDTRInitStruct_31(D)->LockLevel ])
        (expr_list:REG_DEAD (reg:SI 165 [ TIM_BDTRInitStruct_31(D)->DeadTime ])
            (nil))))
(insn 24 23 25 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 166 [ tmpbdtr ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":756:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ tmpbdtr ])
        (nil)))
(debug_insn 25 24 26 2 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 4 [0x4])) [1 TIM_BDTRInitStruct_31(D)->OSSIState+0 S4 A32])
        (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":756:3 -1
     (nil))
(debug_insn 26 25 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":757:3 -1
     (nil))
(insn 28 26 32 2 (set (reg:SI 168 [ tmpbdtr ])
        (ior:SI (reg:SI 116 [ _4 ])
            (reg:SI 169 [ TIM_BDTRInitStruct_31(D)->OSSIState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":756:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ TIM_BDTRInitStruct_31(D)->OSSIState ])
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 32 28 29 2 (set (reg:SI 171 [ TIM_BDTRInitStruct_31(D)->OSSRState ])
        (mem:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ]) [1 TIM_BDTRInitStruct_31(D)->OSSRState+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":757:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 32 30 2 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 168 [ tmpbdtr ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":757:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 168 [ tmpbdtr ])
        (nil)))
(debug_insn 30 29 31 2 (var_location:SI tmpbdtr (ior:SI (mem:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ]) [1 TIM_BDTRInitStruct_31(D)->OSSRState+0 S4 A32])
        (reg:SI 118 [ _6 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":757:3 -1
     (nil))
(debug_insn 31 30 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":758:3 -1
     (nil))
(insn 37 31 33 2 (set (reg:SI 172 [ TIM_BDTRInitStruct_31(D)->BreakState ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                    (const_int 14 [0xe])) [6 TIM_BDTRInitStruct_31(D)->BreakState+0 S2 A16]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":758:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 33 37 34 2 (set (reg:SI 170 [ tmpbdtr ])
        (ior:SI (reg:SI 118 [ _6 ])
            (reg:SI 171 [ TIM_BDTRInitStruct_31(D)->OSSRState ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":757:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ TIM_BDTRInitStruct_31(D)->OSSRState ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(insn 34 33 35 2 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 170 [ tmpbdtr ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":758:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 170 [ tmpbdtr ])
        (nil)))
(debug_insn 35 34 36 2 (var_location:SI tmpbdtr (ior:SI (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                    (const_int 14 [0xe])) [6 TIM_BDTRInitStruct_31(D)->BreakState+0 S2 A16]))
        (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":758:3 -1
     (nil))
(debug_insn 36 35 38 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":759:3 -1
     (nil))
(insn 38 36 42 2 (set (reg:SI 173 [ tmpbdtr ])
        (ior:SI (reg:SI 172 [ TIM_BDTRInitStruct_31(D)->BreakState ])
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":758:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ TIM_BDTRInitStruct_31(D)->BreakState ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 42 38 39 2 (set (reg:SI 175 [ TIM_BDTRInitStruct_31(D)->BreakPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 16 [0x10])) [1 TIM_BDTRInitStruct_31(D)->BreakPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":759:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 42 40 2 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 173 [ tmpbdtr ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":759:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ tmpbdtr ])
        (nil)))
(debug_insn 40 39 41 2 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 16 [0x10])) [1 TIM_BDTRInitStruct_31(D)->BreakPolarity+0 S4 A32])
        (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":759:3 -1
     (nil))
(debug_insn 41 40 45 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":760:3 -1
     (nil))
(insn 45 41 43 2 (set (reg:SI 126 [ _14 ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 44 [0x2c])) [1 TIM_BDTRInitStruct_31(D)->AutomaticOutput+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":760:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 45 46 2 (set (reg:SI 174 [ tmpbdtr ])
        (ior:SI (reg:SI 123 [ _11 ])
            (reg:SI 175 [ TIM_BDTRInitStruct_31(D)->BreakPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":759:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ TIM_BDTRInitStruct_31(D)->BreakPolarity ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(debug_insn 46 43 47 2 (var_location:SI tmpbdtr (ior:SI (and:SI (reg:SI 174 [ tmpbdtr ])
            (const_int -16385 [0xffffffffffffbfff]))
        (reg:SI 126 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":760:3 -1
     (nil))
(debug_insn 47 46 49 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":761:3 -1
     (nil))
(insn 49 47 50 2 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 174 [ tmpbdtr ])
            (const_int -49153 [0xffffffffffff3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":761:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 174 [ tmpbdtr ])
        (nil)))
(insn 50 49 51 2 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (reg:SI 127 [ _15 ])
            (reg:SI 126 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":761:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(debug_insn 51 50 52 2 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":761:3 -1
     (nil))
(debug_insn 52 51 53 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:3 -1
     (nil))
(insn 53 52 2 2 (set (reg:SI 177)
        (const_int 1073818624 [0x40012c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 53 54 2 (set (reg/v/f:SI 163 [ TIMx ])
        (reg:SI 197)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":738:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 54 2 55 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 163 [ TIMx ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 163 [ TIMx ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 55 54 56 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 101)
(note 56 55 57 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 3 (set (reg:SI 178)
        (const_int 1073820672 [0x40013400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 163 [ TIMx ])
            (reg:SI 178))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 178)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 163 [ TIMx ])
                (const_int 1073820672 [0x40013400]))
            (nil))))
(jump_insn 59 58 60 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 119)
(note 60 59 61 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 4 (set (reg:SI 179)
        (const_int 1073827840 [0x40015000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 163 [ TIMx ])
            (reg:SI 179))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 163 [ TIMx ])
                (const_int 1073827840 [0x40015000]))
            (nil))))
(jump_insn 63 62 161 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 92)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":762:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 92)
(note 161 63 162 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 162 161 163 5 (set (pc)
        (label_ref 137)) 284 {*arm_jump}
     (nil)
 -> 137)
(barrier 163 162 116)
(code_label 116 163 67 6 105 (nil) [3 uses])
(note 67 116 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":772:5 -1
     (nil))
(debug_insn 69 68 70 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":773:5 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":774:5 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":775:5 -1
     (nil))
(debug_insn 72 71 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":778:5 -1
     (nil))
(insn 76 72 73 6 (set (reg:SI 181 [ TIM_BDTRInitStruct_31(D)->Break2Filter ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 36 [0x24])) [1 TIM_BDTRInitStruct_31(D)->Break2Filter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":778:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 76 74 6 (set (reg:SI 131 [ _20 ])
        (and:SI (reg/v:SI 155 [ tmpbdtr ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":778:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ tmpbdtr ])
        (nil)))
(debug_insn 74 73 75 6 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 36 [0x24])) [1 TIM_BDTRInitStruct_31(D)->Break2Filter+0 S4 A32])
        (reg:SI 131 [ _20 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":778:5 -1
     (nil))
(debug_insn 75 74 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":779:5 -1
     (nil))
(insn 81 75 77 6 (set (reg:SI 183 [ TIM_BDTRInitStruct_31(D)->Break2State ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 28 [0x1c])) [1 TIM_BDTRInitStruct_31(D)->Break2State+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":779:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 81 78 6 (set (reg:SI 180 [ tmpbdtr ])
        (ior:SI (reg:SI 131 [ _20 ])
            (reg:SI 181 [ TIM_BDTRInitStruct_31(D)->Break2Filter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":778:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ TIM_BDTRInitStruct_31(D)->Break2Filter ])
        (expr_list:REG_DEAD (reg:SI 131 [ _20 ])
            (nil))))
(insn 78 77 79 6 (set (reg:SI 133 [ _22 ])
        (and:SI (reg:SI 180 [ tmpbdtr ])
            (const_int -16777217 [0xfffffffffeffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":779:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ tmpbdtr ])
        (nil)))
(debug_insn 79 78 80 6 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 28 [0x1c])) [1 TIM_BDTRInitStruct_31(D)->Break2State+0 S4 A32])
        (reg:SI 133 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":779:5 -1
     (nil))
(debug_insn 80 79 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":780:5 -1
     (nil))
(insn 82 80 86 6 (set (reg:SI 182 [ tmpbdtr ])
        (ior:SI (reg:SI 133 [ _22 ])
            (reg:SI 183 [ TIM_BDTRInitStruct_31(D)->Break2State ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":779:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ TIM_BDTRInitStruct_31(D)->Break2State ])
        (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
            (nil))))
(insn 86 82 83 6 (set (reg:SI 185 [ TIM_BDTRInitStruct_31(D)->Break2Polarity ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 32 [0x20])) [1 TIM_BDTRInitStruct_31(D)->Break2Polarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":780:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 86 84 6 (set (reg:SI 135 [ _24 ])
        (and:SI (reg:SI 182 [ tmpbdtr ])
            (const_int -33554433 [0xfffffffffdffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":780:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ tmpbdtr ])
        (nil)))
(debug_insn 84 83 85 6 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 32 [0x20])) [1 TIM_BDTRInitStruct_31(D)->Break2Polarity+0 S4 A32])
        (reg:SI 135 [ _24 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":780:5 -1
     (nil))
(debug_insn 85 84 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":781:5 -1
     (nil))
(insn 89 85 87 6 (set (reg:SI 186 [ TIM_BDTRInitStruct_31(D)->Break2AFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 40 [0x28])) [1 TIM_BDTRInitStruct_31(D)->Break2AFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":781:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
        (nil)))
(insn 87 89 88 6 (set (reg:SI 184 [ tmpbdtr ])
        (ior:SI (reg:SI 135 [ _24 ])
            (reg:SI 185 [ TIM_BDTRInitStruct_31(D)->Break2Polarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":780:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 185 [ TIM_BDTRInitStruct_31(D)->Break2Polarity ])
        (expr_list:REG_DEAD (reg:SI 135 [ _24 ])
            (nil))))
(insn 88 87 90 6 (set (reg:SI 137 [ _26 ])
        (and:SI (reg:SI 184 [ tmpbdtr ])
            (const_int -536870913 [0xffffffffdfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":781:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ tmpbdtr ])
        (nil)))
(insn 90 88 91 6 (set (reg/v:SI 140 [ tmpbdtr ])
        (ior:SI (reg:SI 137 [ _26 ])
            (reg:SI 186 [ TIM_BDTRInitStruct_31(D)->Break2AFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":781:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ TIM_BDTRInitStruct_31(D)->Break2AFMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ _26 ])
            (nil))))
(debug_insn 91 90 92 6 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":781:5 -1
     (nil))
(code_label 92 91 93 7 104 (nil) [1 uses])
(note 93 92 94 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 94 93 95 7 (var_location:SI tmpbdtr (reg/v:SI 140 [ tmpbdtr ])) -1
     (nil))
(debug_insn 95 94 96 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":785:3 -1
     (nil))
(insn 96 95 97 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 163 [ TIMx ])
                (const_int 68 [0x44])) [1 TIMx_39(D)->BDTR+0 S4 A32])
        (reg/v:SI 140 [ tmpbdtr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":785:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 163 [ TIMx ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
            (nil))))
(debug_insn 97 96 165 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":787:3 -1
     (nil))
(jump_insn 165 97 166 7 (set (pc)
        (label_ref 164)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":787:10 284 {*arm_jump}
     (nil)
 -> 164)
(barrier 166 165 101)
(code_label 101 166 102 8 101 (nil) [1 uses])
(note 102 101 103 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":764:5 -1
     (nil))
(debug_insn 104 103 105 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":765:5 -1
     (nil))
(debug_insn 105 104 109 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 -1
     (nil))
(insn 109 105 106 8 (set (reg:SI 189 [ TIM_BDTRInitStruct_31(D)->BreakFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_31(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 109 107 8 (set (reg:SI 139 [ _28 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 107 106 108 8 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_31(D)->BreakFilter+0 S4 A32])
        (reg:SI 139 [ _28 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 -1
     (nil))
(debug_insn 108 107 112 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 -1
     (nil))
(insn 112 108 110 8 (set (reg:SI 190 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 24 [0x18])) [1 TIM_BDTRInitStruct_31(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 112 111 8 (set (reg:SI 188 [ tmpbdtr ])
        (ior:SI (reg:SI 139 [ _28 ])
            (reg:SI 189 [ TIM_BDTRInitStruct_31(D)->BreakFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ TIM_BDTRInitStruct_31(D)->BreakFilter ])
        (expr_list:REG_DEAD (reg:SI 139 [ _28 ])
            (nil))))
(insn 111 110 113 8 (set (reg:SI 156 [ _56 ])
        (and:SI (reg:SI 188 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ tmpbdtr ])
        (nil)))
(insn 113 111 114 8 (set (reg/v:SI 155 [ tmpbdtr ])
        (ior:SI (reg:SI 156 [ _56 ])
            (reg:SI 190 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 156 [ _56 ])
            (nil))))
(debug_insn 114 113 115 8 (var_location:SI tmpbdtr (reg/v:SI 155 [ tmpbdtr ])) -1
     (nil))
(debug_insn 115 114 167 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":770:3 -1
     (nil))
(jump_insn 167 115 168 8 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 168 167 119)
(code_label 119 168 120 9 102 (nil) [1 uses])
(note 120 119 121 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 120 122 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":764:5 -1
     (nil))
(debug_insn 122 121 123 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":765:5 -1
     (nil))
(debug_insn 123 122 127 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 -1
     (nil))
(insn 127 123 124 9 (set (reg:SI 192 [ TIM_BDTRInitStruct_31(D)->BreakFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_31(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 127 125 9 (set (reg:SI 161 [ _62 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 125 124 126 9 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_31(D)->BreakFilter+0 S4 A32])
        (reg:SI 161 [ _62 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 -1
     (nil))
(debug_insn 126 125 130 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 -1
     (nil))
(insn 130 126 128 9 (set (reg:SI 193 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 24 [0x18])) [1 TIM_BDTRInitStruct_31(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 130 129 9 (set (reg:SI 191 [ tmpbdtr ])
        (ior:SI (reg:SI 161 [ _62 ])
            (reg:SI 192 [ TIM_BDTRInitStruct_31(D)->BreakFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ TIM_BDTRInitStruct_31(D)->BreakFilter ])
        (expr_list:REG_DEAD (reg:SI 161 [ _62 ])
            (nil))))
(insn 129 128 131 9 (set (reg:SI 147 [ _40 ])
        (and:SI (reg:SI 191 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 191 [ tmpbdtr ])
        (nil)))
(insn 131 129 132 9 (set (reg/v:SI 155 [ tmpbdtr ])
        (ior:SI (reg:SI 147 [ _40 ])
            (reg:SI 193 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 147 [ _40 ])
            (nil))))
(debug_insn 132 131 133 9 (var_location:SI tmpbdtr (reg/v:SI 155 [ tmpbdtr ])) -1
     (nil))
(debug_insn 133 132 134 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":770:3 -1
     (nil))
(debug_insn 134 133 169 9 (var_location:SI tmpbdtr (reg/v:SI 155 [ tmpbdtr ])) -1
     (nil))
(jump_insn 169 134 170 9 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 170 169 137)
(code_label 137 170 138 10 103 (nil) [1 uses])
(note 138 137 139 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":764:5 -1
     (nil))
(debug_insn 140 139 141 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":765:5 -1
     (nil))
(debug_insn 141 140 145 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 -1
     (nil))
(insn 145 141 142 10 (set (reg:SI 195 [ TIM_BDTRInitStruct_31(D)->BreakFilter ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_31(D)->BreakFilter+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 145 143 10 (set (reg:SI 129 [ _17 ])
        (and:SI (reg/v:SI 140 [ tmpbdtr ])
            (const_int -983041 [0xfffffffffff0ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ tmpbdtr ])
        (nil)))
(debug_insn 143 142 144 10 (var_location:SI tmpbdtr (ior:SI (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 20 [0x14])) [1 TIM_BDTRInitStruct_31(D)->BreakFilter+0 S4 A32])
        (reg:SI 129 [ _17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 -1
     (nil))
(debug_insn 144 143 148 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 -1
     (nil))
(insn 148 144 146 10 (set (reg:SI 196 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ])
        (mem:SI (plus:SI (reg/v/f:SI 164 [ TIM_BDTRInitStruct ])
                (const_int 24 [0x18])) [1 TIM_BDTRInitStruct_31(D)->BreakAFMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 148 147 10 (set (reg:SI 194 [ tmpbdtr ])
        (ior:SI (reg:SI 129 [ _17 ])
            (reg:SI 195 [ TIM_BDTRInitStruct_31(D)->BreakFilter ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":766:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195 [ TIM_BDTRInitStruct_31(D)->BreakFilter ])
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(insn 147 146 149 10 (set (reg:SI 154 [ _51 ])
        (and:SI (reg:SI 194 [ tmpbdtr ])
            (const_int -268435457 [0xffffffffefffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ tmpbdtr ])
        (nil)))
(insn 149 147 150 10 (set (reg/v:SI 155 [ tmpbdtr ])
        (ior:SI (reg:SI 154 [ _51 ])
            (reg:SI 196 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":767:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ TIM_BDTRInitStruct_31(D)->BreakAFMode ])
        (expr_list:REG_DEAD (reg:SI 154 [ _51 ])
            (nil))))
(debug_insn 150 149 151 10 (var_location:SI tmpbdtr (reg/v:SI 155 [ tmpbdtr ])) -1
     (nil))
(debug_insn 151 150 152 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":770:3 -1
     (nil))
(debug_insn 152 151 171 10 (var_location:SI tmpbdtr (reg/v:SI 155 [ tmpbdtr ])) -1
     (nil))
(jump_insn 171 152 172 10 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 172 171 164)
(code_label 164 172 158 11 106 (nil) [1 uses])
(note 158 164 156 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 156 158 157 11 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":788:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 156 176 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_tim.c":788:1 -1
     (nil))
(note 176 157 0 NOTE_INSN_DELETED)
