# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/test_fsm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:01 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/test_fsm.sv 
# -- Compiling module test_fsm
# 
# Top level modules:
# 	test_fsm
# End time: 00:00:01 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/test_ands.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:01 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/test_ands.sv 
# -- Compiling module test_ands
# 
# Top level modules:
# 	test_ands
# End time: 00:00:01 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/tap_state_machine.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:01 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/tap_state_machine.sv 
# -- Compiling module tap_state_machine
# 
# Top level modules:
# 	tap_state_machine
# End time: 00:00:01 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/singleBSC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:01 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/singleBSC.sv 
# -- Compiling module singleBSC
# 
# Top level modules:
# 	singleBSC
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/jtag_top_new.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/jtag_top_new.sv 
# -- Compiling module jtag_top
# 
# Top level modules:
# 	jtag_top
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/instruction_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/instruction_register.sv 
# -- Compiling module instruction_register
# 
# Top level modules:
# 	instruction_register
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/instruction_cell.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/instruction_cell.sv 
# -- Compiling module instruction_cell
# 
# Top level modules:
# 	instruction_cell
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/instr_decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/instr_decode.sv 
# -- Compiling module instr_decode
# 
# Top level modules:
# 	instr_decode
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/bsr_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/bsr_mux.sv 
# -- Compiling module bsr_mux
# 
# Top level modules:
# 	bsr_mux
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/BSC_chain.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/BSC_chain.sv 
# -- Compiling module BSC_chain
# 
# Top level modules:
# 	BSC_chain
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/input_processing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/input_processing.sv 
# -- Compiling module input_processing
# 
# Top level modules:
# 	input_processing
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/bsr_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/bsr_decoder.sv 
# -- Compiling module bsr_decoder
# 
# Top level modules:
# 	bsr_decoder
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/update_ir_cell.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/update_ir_cell.sv 
# -- Compiling module update_ir_cell
# 
# Top level modules:
# 	update_ir_cell
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Study/Desktop/JTAG/JTAG\ -\ FPGA {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:02 on May 13,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Study/Desktop/JTAG/JTAG - FPGA" C:/Users/Study/Desktop/JTAG/JTAG - FPGA/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module jtag_top_tb
# 
# Top level modules:
# 	DE1_SoC
# 	jtag_top_tb
# End time: 00:00:02 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.jtag_top_tb
# vsim work.jtag_top_tb 
# Start time: 00:00:05 on May 13,2021
# Loading sv_std.std
# Loading work.jtag_top_tb
# Loading work.jtag_top
# Loading work.tap_state_machine
# Loading work.instruction_register
# Loading work.instr_decode
# Loading work.bsr_decoder
# Loading work.bsr_mux
# Loading work.BSC_chain
# Loading work.test_fsm
# Loading work.test_ands
# Loading work.instruction_cell
# Loading work.update_ir_cell
# Loading work.singleBSC
do {C:/Users/Study/Desktop/JTAG/JTAG - FPGA/simulation/modelsim/wave.do}
run -all
# ** Note: $stop    : C:/Users/Study/Desktop/JTAG/JTAG - FPGA/DE1_SoC.sv(114)
#    Time: 1305 ps  Iteration: 1  Instance: /jtag_top_tb
# Break in Module jtag_top_tb at C:/Users/Study/Desktop/JTAG/JTAG - FPGA/DE1_SoC.sv line 114
# End time: 00:06:48 on May 13,2021, Elapsed time: 0:06:43
# Errors: 0, Warnings: 0
