{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "turing_universality"}, {"score": 0.004655285779819366, "phrase": "delay-insensitive_circuits"}, {"score": 0.004067635935640407, "phrase": "asynchronous_circuits"}, {"score": 0.003738502710504415, "phrase": "arbitrary_delays"}, {"score": 0.0034359094594153304, "phrase": "interconnection_lines"}, {"score": 0.002951444412262927, "phrase": "useful_scheme"}, {"score": 0.002758597251689795, "phrase": "turing_machines"}, {"score": 0.0026222551419772867, "phrase": "simple_di_modules"}, {"score": 0.0024926348205500715, "phrase": "strictly_serial_input"}, {"score": 0.0024097920845706795, "phrase": "output_behavior"}, {"score": 0.0022145052062614514, "phrase": "direct_proof"}, {"score": 0.0021049977753042253, "phrase": "computational_universality"}], "paper_keywords": ["Turing machine", " delay-insensitive circuit", " universality"], "paper_abstract": "Delay-insensitive (DI) circuits are a special type of asynchronous circuits whose correct operation is robust to arbitrary delays involved in modules or interconnection lines. In this paper, we present a useful scheme for realization of Turing machines based on simple DI modules which exhibit strictly serial input and output behavior, thereby providing a direct proof of the computational universality of DI-circuits.", "paper_title": "A Direct Proof of Turing Universality of Delay-Insensitive Circuits", "paper_id": "WOS:000305599300001"}