
algo_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064f0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080065b0  080065b0  000075b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800661c  0800661c  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800661c  0800661c  0000761c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006624  08006624  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006624  08006624  00007624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006628  08006628  00007628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800662c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  08006638  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08006638  00008130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0c1  00000000  00000000  00008034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000218d  00000000  00000000  000160f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00018288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c2  00000000  00000000  00018f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014632  00000000  00000000  000198c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fff7  00000000  00000000  0002def4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fb5f  00000000  00000000  0003deeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bda4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c7c  00000000  00000000  000bda90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000c070c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006598 	.word	0x08006598

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08006598 	.word	0x08006598

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <Cell>:

	int8_t cost;

};

void Cell(struct Cell* cell){
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
	cell->wallLeft = 0;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2200      	movs	r2, #0
 8000458:	701a      	strb	r2, [r3, #0]
	cell->wallRight = 0;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2200      	movs	r2, #0
 800045e:	705a      	strb	r2, [r3, #1]
	cell->wallFront = 0;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	2200      	movs	r2, #0
 8000464:	709a      	strb	r2, [r3, #2]
	cell->wallBack = 0;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2200      	movs	r2, #0
 800046a:	70da      	strb	r2, [r3, #3]

	cell->bfs_visited = 0;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2200      	movs	r2, #0
 8000470:	715a      	strb	r2, [r3, #5]
	cell->cost = 0;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2200      	movs	r2, #0
 8000476:	721a      	strb	r2, [r3, #8]
}
 8000478:	46c0      	nop			@ (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	b002      	add	sp, #8
 800047e:	bd80      	pop	{r7, pc}

08000480 <Maze>:
	int8_t dest[2];


};

void Maze(struct Maze* maze,int8_t destx,int8_t desty){
 8000480:	b590      	push	{r4, r7, lr}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	0008      	movs	r0, r1
 800048a:	0011      	movs	r1, r2
 800048c:	1cfb      	adds	r3, r7, #3
 800048e:	1c02      	adds	r2, r0, #0
 8000490:	701a      	strb	r2, [r3, #0]
 8000492:	1cbb      	adds	r3, r7, #2
 8000494:	1c0a      	adds	r2, r1, #0
 8000496:	701a      	strb	r2, [r3, #0]
    maze->curr_cell[0] = 0;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2251      	movs	r2, #81	@ 0x51
 800049c:	2100      	movs	r1, #0
 800049e:	5499      	strb	r1, [r3, r2]
    maze->curr_cell[1] = 0;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2252      	movs	r2, #82	@ 0x52
 80004a4:	2100      	movs	r1, #0
 80004a6:	5499      	strb	r1, [r3, r2]

    maze->ISLen = 0;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	22c0      	movs	r2, #192	@ 0xc0
 80004ac:	2100      	movs	r1, #0
 80004ae:	5499      	strb	r1, [r3, r2]

    maze->q_r = -1;  // Should start at -1, not 0
 80004b0:	687a      	ldr	r2, [r7, #4]
 80004b2:	2326      	movs	r3, #38	@ 0x26
 80004b4:	33ff      	adds	r3, #255	@ 0xff
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	54d1      	strb	r1, [r2, r3]
    maze->q_f = -1;  // Should start at -1, not 0
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	2393      	movs	r3, #147	@ 0x93
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	21ff      	movs	r1, #255	@ 0xff
 80004c2:	54d1      	strb	r1, [r2, r3]

    maze->n_ways = 0;
 80004c4:	687a      	ldr	r2, [r7, #4]
 80004c6:	232a      	movs	r3, #42	@ 0x2a
 80004c8:	33ff      	adds	r3, #255	@ 0xff
 80004ca:	2100      	movs	r1, #0
 80004cc:	54d1      	strb	r1, [r2, r3]
    maze->n_visited = 0;
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	2395      	movs	r3, #149	@ 0x95
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	2100      	movs	r1, #0
 80004d6:	54d1      	strb	r1, [r2, r3]

    maze->prev_removed[0] = -1;
 80004d8:	687a      	ldr	r2, [r7, #4]
 80004da:	232c      	movs	r3, #44	@ 0x2c
 80004dc:	33ff      	adds	r3, #255	@ 0xff
 80004de:	21ff      	movs	r1, #255	@ 0xff
 80004e0:	54d1      	strb	r1, [r2, r3]
    maze->prev_removed[1] = -1;
 80004e2:	687a      	ldr	r2, [r7, #4]
 80004e4:	2396      	movs	r3, #150	@ 0x96
 80004e6:	005b      	lsls	r3, r3, #1
 80004e8:	21ff      	movs	r1, #255	@ 0xff
 80004ea:	54d1      	strb	r1, [r2, r3]

    maze->exploration_done = 0;
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	232e      	movs	r3, #46	@ 0x2e
 80004f0:	33ff      	adds	r3, #255	@ 0xff
 80004f2:	2100      	movs	r1, #0
 80004f4:	54d1      	strb	r1, [r2, r3]

    maze->dest[0] = destx;
 80004f6:	687a      	ldr	r2, [r7, #4]
 80004f8:	1cf9      	adds	r1, r7, #3
 80004fa:	2397      	movs	r3, #151	@ 0x97
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	7809      	ldrb	r1, [r1, #0]
 8000500:	54d1      	strb	r1, [r2, r3]
    maze->dest[1] = desty;
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	1cb9      	adds	r1, r7, #2
 8000506:	2330      	movs	r3, #48	@ 0x30
 8000508:	33ff      	adds	r3, #255	@ 0xff
 800050a:	7809      	ldrb	r1, [r1, #0]
 800050c:	54d1      	strb	r1, [r2, r3]

    maze->orient = 'N';
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	225b      	movs	r2, #91	@ 0x5b
 8000512:	214e      	movs	r1, #78	@ 0x4e
 8000514:	5499      	strb	r1, [r3, r2]

    // Mark starting cell as visited and initialize adjacent cells
    maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2251      	movs	r2, #81	@ 0x51
 800051a:	569b      	ldrsb	r3, [r3, r2]
 800051c:	0018      	movs	r0, r3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2252      	movs	r2, #82	@ 0x52
 8000522:	569b      	ldrsb	r3, [r3, r2]
 8000524:	6879      	ldr	r1, [r7, #4]
 8000526:	001a      	movs	r2, r3
 8000528:	00d2      	lsls	r2, r2, #3
 800052a:	18d2      	adds	r2, r2, r3
 800052c:	0003      	movs	r3, r0
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	181b      	adds	r3, r3, r0
 8000532:	00d8      	lsls	r0, r3, #3
 8000534:	181b      	adds	r3, r3, r0
 8000536:	18d3      	adds	r3, r2, r3
 8000538:	18cb      	adds	r3, r1, r3
 800053a:	3304      	adds	r3, #4
 800053c:	2201      	movs	r2, #1
 800053e:	701a      	strb	r2, [r3, #0]

    //	Adding starting point to intersection stack
    maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	22c0      	movs	r2, #192	@ 0xc0
 8000544:	569b      	ldrsb	r3, [r3, r2]
 8000546:	0018      	movs	r0, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2251      	movs	r2, #81	@ 0x51
 800054c:	5699      	ldrsb	r1, [r3, r2]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	0003      	movs	r3, r0
 8000552:	332c      	adds	r3, #44	@ 0x2c
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	18d3      	adds	r3, r2, r3
 8000558:	3304      	adds	r3, #4
 800055a:	1c0a      	adds	r2, r1, #0
 800055c:	701a      	strb	r2, [r3, #0]
    maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	22c0      	movs	r2, #192	@ 0xc0
 8000562:	569b      	ldrsb	r3, [r3, r2]
 8000564:	001c      	movs	r4, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2252      	movs	r2, #82	@ 0x52
 800056a:	5698      	ldrsb	r0, [r3, r2]
 800056c:	687a      	ldr	r2, [r7, #4]
 800056e:	215d      	movs	r1, #93	@ 0x5d
 8000570:	0063      	lsls	r3, r4, #1
 8000572:	18d3      	adds	r3, r2, r3
 8000574:	185b      	adds	r3, r3, r1
 8000576:	1c02      	adds	r2, r0, #0
 8000578:	701a      	strb	r2, [r3, #0]
    maze->ISLen++;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	22c0      	movs	r2, #192	@ 0xc0
 800057e:	569b      	ldrsb	r3, [r3, r2]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	3301      	adds	r3, #1
 8000584:	b2db      	uxtb	r3, r3
 8000586:	b259      	sxtb	r1, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	22c0      	movs	r2, #192	@ 0xc0
 800058c:	5499      	strb	r1, [r3, r2]

    //cells constructor:
    for(int i=0;i<maze_x_len;i++){
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	e01b      	b.n	80005cc <Maze+0x14c>
        for(int j=0;j<maze_y_len;j++){
 8000594:	2300      	movs	r3, #0
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	e012      	b.n	80005c0 <Maze+0x140>
            Cell(&maze->cells[i][j]);
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	001a      	movs	r2, r3
 800059e:	00d2      	lsls	r2, r2, #3
 80005a0:	18d2      	adds	r2, r2, r3
 80005a2:	68f9      	ldr	r1, [r7, #12]
 80005a4:	000b      	movs	r3, r1
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	185b      	adds	r3, r3, r1
 80005aa:	00d9      	lsls	r1, r3, #3
 80005ac:	185b      	adds	r3, r3, r1
 80005ae:	18d3      	adds	r3, r2, r3
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	18d3      	adds	r3, r2, r3
 80005b4:	0018      	movs	r0, r3
 80005b6:	f7ff ff49 	bl	800044c <Cell>
        for(int j=0;j<maze_y_len;j++){
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	3301      	adds	r3, #1
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	2b02      	cmp	r3, #2
 80005c4:	dde9      	ble.n	800059a <Maze+0x11a>
    for(int i=0;i<maze_x_len;i++){
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	3301      	adds	r3, #1
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	dde0      	ble.n	8000594 <Maze+0x114>
        }
    }
};
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	46c0      	nop			@ (mov r8, r8)
 80005d6:	46bd      	mov	sp, r7
 80005d8:	b005      	add	sp, #20
 80005da:	bd90      	pop	{r4, r7, pc}

080005dc <Maze_SIM>:

//	Simulator Functions
void Maze_SIM(struct Maze* maze){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	maze->cells[0][0].wallLeft = 1;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
	maze->cells[0][0].wallFront = 0;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	709a      	strb	r2, [r3, #2]
	maze->cells[0][0].wallRight = 1;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	2201      	movs	r2, #1
 80005f4:	705a      	strb	r2, [r3, #1]
	maze->cells[0][0].wallBack = 1;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2201      	movs	r2, #1
 80005fa:	70da      	strb	r2, [r3, #3]

	maze->cells[0][1].wallLeft = 1;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2201      	movs	r2, #1
 8000600:	725a      	strb	r2, [r3, #9]
	maze->cells[0][1].wallFront = 1;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2201      	movs	r2, #1
 8000606:	72da      	strb	r2, [r3, #11]
	maze->cells[0][1].wallRight = 0;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	729a      	strb	r2, [r3, #10]
	maze->cells[0][1].wallBack = 0;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	731a      	strb	r2, [r3, #12]

	maze->cells[0][2].wallLeft = 1;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2201      	movs	r2, #1
 8000618:	749a      	strb	r2, [r3, #18]
	maze->cells[0][2].wallFront = 1;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2201      	movs	r2, #1
 800061e:	751a      	strb	r2, [r3, #20]
	maze->cells[0][2].wallRight = 0;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2200      	movs	r2, #0
 8000624:	74da      	strb	r2, [r3, #19]
	maze->cells[0][2].wallBack = 1;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2201      	movs	r2, #1
 800062a:	755a      	strb	r2, [r3, #21]

	maze->cells[1][0].wallLeft = 1;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	2201      	movs	r2, #1
 8000630:	76da      	strb	r2, [r3, #27]
	maze->cells[1][0].wallFront = 1;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2201      	movs	r2, #1
 8000636:	775a      	strb	r2, [r3, #29]
	maze->cells[1][0].wallRight = 1;
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2201      	movs	r2, #1
 800063c:	771a      	strb	r2, [r3, #28]
	maze->cells[1][0].wallBack = 1;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2201      	movs	r2, #1
 8000642:	779a      	strb	r2, [r3, #30]

	maze->cells[1][1].wallLeft = 0;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2224      	movs	r2, #36	@ 0x24
 8000648:	2100      	movs	r1, #0
 800064a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallFront = 1;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2226      	movs	r2, #38	@ 0x26
 8000650:	2101      	movs	r1, #1
 8000652:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallRight = 0;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2225      	movs	r2, #37	@ 0x25
 8000658:	2100      	movs	r1, #0
 800065a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][1].wallBack = 1;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2227      	movs	r2, #39	@ 0x27
 8000660:	2101      	movs	r1, #1
 8000662:	5499      	strb	r1, [r3, r2]

	maze->cells[1][2].wallLeft = 0;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	222d      	movs	r2, #45	@ 0x2d
 8000668:	2100      	movs	r1, #0
 800066a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallFront = 1;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	222f      	movs	r2, #47	@ 0x2f
 8000670:	2101      	movs	r1, #1
 8000672:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallRight = 0;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	222e      	movs	r2, #46	@ 0x2e
 8000678:	2100      	movs	r1, #0
 800067a:	5499      	strb	r1, [r3, r2]
	maze->cells[1][2].wallBack = 1;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2230      	movs	r2, #48	@ 0x30
 8000680:	2101      	movs	r1, #1
 8000682:	5499      	strb	r1, [r3, r2]

	maze->cells[2][0].wallLeft = 1;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2236      	movs	r2, #54	@ 0x36
 8000688:	2101      	movs	r1, #1
 800068a:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallFront = 0;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	2238      	movs	r2, #56	@ 0x38
 8000690:	2100      	movs	r1, #0
 8000692:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallRight = 1;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2237      	movs	r2, #55	@ 0x37
 8000698:	2101      	movs	r1, #1
 800069a:	5499      	strb	r1, [r3, r2]
	maze->cells[2][0].wallBack = 1;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2239      	movs	r2, #57	@ 0x39
 80006a0:	2101      	movs	r1, #1
 80006a2:	5499      	strb	r1, [r3, r2]

	maze->cells[2][1].wallLeft = 0;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	223f      	movs	r2, #63	@ 0x3f
 80006a8:	2100      	movs	r1, #0
 80006aa:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallFront = 0;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2241      	movs	r2, #65	@ 0x41
 80006b0:	2100      	movs	r1, #0
 80006b2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallRight = 1;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2240      	movs	r2, #64	@ 0x40
 80006b8:	2101      	movs	r1, #1
 80006ba:	5499      	strb	r1, [r3, r2]
	maze->cells[2][1].wallBack = 0;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2242      	movs	r2, #66	@ 0x42
 80006c0:	2100      	movs	r1, #0
 80006c2:	5499      	strb	r1, [r3, r2]

	maze->cells[2][2].wallLeft = 0;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2248      	movs	r2, #72	@ 0x48
 80006c8:	2100      	movs	r1, #0
 80006ca:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallFront = 1;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	224a      	movs	r2, #74	@ 0x4a
 80006d0:	2101      	movs	r1, #1
 80006d2:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallRight = 1;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2249      	movs	r2, #73	@ 0x49
 80006d8:	2101      	movs	r1, #1
 80006da:	5499      	strb	r1, [r3, r2]
	maze->cells[2][2].wallBack = 0;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	224b      	movs	r2, #75	@ 0x4b
 80006e0:	2100      	movs	r1, #0
 80006e2:	5499      	strb	r1, [r3, r2]

}
 80006e4:	46c0      	nop			@ (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b002      	add	sp, #8
 80006ea:	bd80      	pop	{r7, pc}

080006ec <SIM_move_forward>:

void SIM_move_forward(struct Maze* maze){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->curr_cell[1]++;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	225b      	movs	r2, #91	@ 0x5b
 80006f8:	5c9b      	ldrb	r3, [r3, r2]
 80006fa:	2b4e      	cmp	r3, #78	@ 0x4e
 80006fc:	d10a      	bne.n	8000714 <SIM_move_forward+0x28>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	2252      	movs	r2, #82	@ 0x52
 8000702:	569b      	ldrsb	r3, [r3, r2]
 8000704:	b2db      	uxtb	r3, r3
 8000706:	3301      	adds	r3, #1
 8000708:	b2db      	uxtb	r3, r3
 800070a:	b259      	sxtb	r1, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2252      	movs	r2, #82	@ 0x52
 8000710:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='S') maze->curr_cell[1]--;
	else if(maze->orient=='E') maze->curr_cell[0]++;
	else if(maze->orient=='W') maze->curr_cell[1]--;
}
 8000712:	e02e      	b.n	8000772 <SIM_move_forward+0x86>
	else if(maze->orient=='S') maze->curr_cell[1]--;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	225b      	movs	r2, #91	@ 0x5b
 8000718:	5c9b      	ldrb	r3, [r3, r2]
 800071a:	2b53      	cmp	r3, #83	@ 0x53
 800071c:	d10a      	bne.n	8000734 <SIM_move_forward+0x48>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2252      	movs	r2, #82	@ 0x52
 8000722:	569b      	ldrsb	r3, [r3, r2]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	3b01      	subs	r3, #1
 8000728:	b2db      	uxtb	r3, r3
 800072a:	b259      	sxtb	r1, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2252      	movs	r2, #82	@ 0x52
 8000730:	5499      	strb	r1, [r3, r2]
}
 8000732:	e01e      	b.n	8000772 <SIM_move_forward+0x86>
	else if(maze->orient=='E') maze->curr_cell[0]++;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	225b      	movs	r2, #91	@ 0x5b
 8000738:	5c9b      	ldrb	r3, [r3, r2]
 800073a:	2b45      	cmp	r3, #69	@ 0x45
 800073c:	d10a      	bne.n	8000754 <SIM_move_forward+0x68>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2251      	movs	r2, #81	@ 0x51
 8000742:	569b      	ldrsb	r3, [r3, r2]
 8000744:	b2db      	uxtb	r3, r3
 8000746:	3301      	adds	r3, #1
 8000748:	b2db      	uxtb	r3, r3
 800074a:	b259      	sxtb	r1, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2251      	movs	r2, #81	@ 0x51
 8000750:	5499      	strb	r1, [r3, r2]
}
 8000752:	e00e      	b.n	8000772 <SIM_move_forward+0x86>
	else if(maze->orient=='W') maze->curr_cell[1]--;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	225b      	movs	r2, #91	@ 0x5b
 8000758:	5c9b      	ldrb	r3, [r3, r2]
 800075a:	2b57      	cmp	r3, #87	@ 0x57
 800075c:	d109      	bne.n	8000772 <SIM_move_forward+0x86>
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2252      	movs	r2, #82	@ 0x52
 8000762:	569b      	ldrsb	r3, [r3, r2]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	3b01      	subs	r3, #1
 8000768:	b2db      	uxtb	r3, r3
 800076a:	b259      	sxtb	r1, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2252      	movs	r2, #82	@ 0x52
 8000770:	5499      	strb	r1, [r3, r2]
}
 8000772:	46c0      	nop			@ (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b002      	add	sp, #8
 8000778:	bd80      	pop	{r7, pc}

0800077a <SIM_turn_right>:

void SIM_turn_right(struct Maze* maze){
 800077a:	b580      	push	{r7, lr}
 800077c:	b082      	sub	sp, #8
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->orient='E';
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	225b      	movs	r2, #91	@ 0x5b
 8000786:	5c9b      	ldrb	r3, [r3, r2]
 8000788:	2b4e      	cmp	r3, #78	@ 0x4e
 800078a:	d104      	bne.n	8000796 <SIM_turn_right+0x1c>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	225b      	movs	r2, #91	@ 0x5b
 8000790:	2145      	movs	r1, #69	@ 0x45
 8000792:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='E') maze->orient='S';
	else if(maze->orient=='S') maze->orient='W';
	else if(maze->orient=='W') maze->orient='N';
}
 8000794:	e01c      	b.n	80007d0 <SIM_turn_right+0x56>
	else if(maze->orient=='E') maze->orient='S';
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	225b      	movs	r2, #91	@ 0x5b
 800079a:	5c9b      	ldrb	r3, [r3, r2]
 800079c:	2b45      	cmp	r3, #69	@ 0x45
 800079e:	d104      	bne.n	80007aa <SIM_turn_right+0x30>
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	225b      	movs	r2, #91	@ 0x5b
 80007a4:	2153      	movs	r1, #83	@ 0x53
 80007a6:	5499      	strb	r1, [r3, r2]
}
 80007a8:	e012      	b.n	80007d0 <SIM_turn_right+0x56>
	else if(maze->orient=='S') maze->orient='W';
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	225b      	movs	r2, #91	@ 0x5b
 80007ae:	5c9b      	ldrb	r3, [r3, r2]
 80007b0:	2b53      	cmp	r3, #83	@ 0x53
 80007b2:	d104      	bne.n	80007be <SIM_turn_right+0x44>
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	225b      	movs	r2, #91	@ 0x5b
 80007b8:	2157      	movs	r1, #87	@ 0x57
 80007ba:	5499      	strb	r1, [r3, r2]
}
 80007bc:	e008      	b.n	80007d0 <SIM_turn_right+0x56>
	else if(maze->orient=='W') maze->orient='N';
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	225b      	movs	r2, #91	@ 0x5b
 80007c2:	5c9b      	ldrb	r3, [r3, r2]
 80007c4:	2b57      	cmp	r3, #87	@ 0x57
 80007c6:	d103      	bne.n	80007d0 <SIM_turn_right+0x56>
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	225b      	movs	r2, #91	@ 0x5b
 80007cc:	214e      	movs	r1, #78	@ 0x4e
 80007ce:	5499      	strb	r1, [r3, r2]
}
 80007d0:	46c0      	nop			@ (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	b002      	add	sp, #8
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <SIM_turn_left>:

void SIM_turn_left(struct Maze* maze){
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N') maze->orient='W';
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	225b      	movs	r2, #91	@ 0x5b
 80007e4:	5c9b      	ldrb	r3, [r3, r2]
 80007e6:	2b4e      	cmp	r3, #78	@ 0x4e
 80007e8:	d104      	bne.n	80007f4 <SIM_turn_left+0x1c>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	225b      	movs	r2, #91	@ 0x5b
 80007ee:	2157      	movs	r1, #87	@ 0x57
 80007f0:	5499      	strb	r1, [r3, r2]
	else if(maze->orient=='E') maze->orient='N';
	else if(maze->orient=='S') maze->orient='E';
	else if(maze->orient=='W') maze->orient='S';
}
 80007f2:	e01c      	b.n	800082e <SIM_turn_left+0x56>
	else if(maze->orient=='E') maze->orient='N';
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	225b      	movs	r2, #91	@ 0x5b
 80007f8:	5c9b      	ldrb	r3, [r3, r2]
 80007fa:	2b45      	cmp	r3, #69	@ 0x45
 80007fc:	d104      	bne.n	8000808 <SIM_turn_left+0x30>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	225b      	movs	r2, #91	@ 0x5b
 8000802:	214e      	movs	r1, #78	@ 0x4e
 8000804:	5499      	strb	r1, [r3, r2]
}
 8000806:	e012      	b.n	800082e <SIM_turn_left+0x56>
	else if(maze->orient=='S') maze->orient='E';
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	225b      	movs	r2, #91	@ 0x5b
 800080c:	5c9b      	ldrb	r3, [r3, r2]
 800080e:	2b53      	cmp	r3, #83	@ 0x53
 8000810:	d104      	bne.n	800081c <SIM_turn_left+0x44>
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	225b      	movs	r2, #91	@ 0x5b
 8000816:	2145      	movs	r1, #69	@ 0x45
 8000818:	5499      	strb	r1, [r3, r2]
}
 800081a:	e008      	b.n	800082e <SIM_turn_left+0x56>
	else if(maze->orient=='W') maze->orient='S';
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	225b      	movs	r2, #91	@ 0x5b
 8000820:	5c9b      	ldrb	r3, [r3, r2]
 8000822:	2b57      	cmp	r3, #87	@ 0x57
 8000824:	d103      	bne.n	800082e <SIM_turn_left+0x56>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	225b      	movs	r2, #91	@ 0x5b
 800082a:	2153      	movs	r1, #83	@ 0x53
 800082c:	5499      	strb	r1, [r3, r2]
}
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	46bd      	mov	sp, r7
 8000832:	b002      	add	sp, #8
 8000834:	bd80      	pop	{r7, pc}

08000836 <SIM_wall_left>:

uint8_t SIM_wall_left(struct Maze* maze){
 8000836:	b580      	push	{r7, lr}
 8000838:	b082      	sub	sp, #8
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	225b      	movs	r2, #91	@ 0x5b
 8000842:	5c9b      	ldrb	r3, [r3, r2]
 8000844:	2b4e      	cmp	r3, #78	@ 0x4e
 8000846:	d115      	bne.n	8000874 <SIM_wall_left+0x3e>
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2251      	movs	r2, #81	@ 0x51
 800084c:	569b      	ldrsb	r3, [r3, r2]
 800084e:	0018      	movs	r0, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	2252      	movs	r2, #82	@ 0x52
 8000854:	569b      	ldrsb	r3, [r3, r2]
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	001a      	movs	r2, r3
 800085a:	00d2      	lsls	r2, r2, #3
 800085c:	18d2      	adds	r2, r2, r3
 800085e:	0003      	movs	r3, r0
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	181b      	adds	r3, r3, r0
 8000864:	00d8      	lsls	r0, r3, #3
 8000866:	181b      	adds	r3, r3, r0
 8000868:	18d3      	adds	r3, r2, r3
 800086a:	5c5b      	ldrb	r3, [r3, r1]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d101      	bne.n	8000874 <SIM_wall_left+0x3e>
 8000870:	2301      	movs	r3, #1
 8000872:	e057      	b.n	8000924 <SIM_wall_left+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	225b      	movs	r2, #91	@ 0x5b
 8000878:	5c9b      	ldrb	r3, [r3, r2]
 800087a:	2b45      	cmp	r3, #69	@ 0x45
 800087c:	d117      	bne.n	80008ae <SIM_wall_left+0x78>
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	2251      	movs	r2, #81	@ 0x51
 8000882:	569b      	ldrsb	r3, [r3, r2]
 8000884:	0018      	movs	r0, r3
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2252      	movs	r2, #82	@ 0x52
 800088a:	569b      	ldrsb	r3, [r3, r2]
 800088c:	6879      	ldr	r1, [r7, #4]
 800088e:	001a      	movs	r2, r3
 8000890:	00d2      	lsls	r2, r2, #3
 8000892:	18d2      	adds	r2, r2, r3
 8000894:	0003      	movs	r3, r0
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	181b      	adds	r3, r3, r0
 800089a:	00d8      	lsls	r0, r3, #3
 800089c:	181b      	adds	r3, r3, r0
 800089e:	18d3      	adds	r3, r2, r3
 80008a0:	18cb      	adds	r3, r1, r3
 80008a2:	3302      	adds	r3, #2
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d101      	bne.n	80008ae <SIM_wall_left+0x78>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e03a      	b.n	8000924 <SIM_wall_left+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	225b      	movs	r2, #91	@ 0x5b
 80008b2:	5c9b      	ldrb	r3, [r3, r2]
 80008b4:	2b53      	cmp	r3, #83	@ 0x53
 80008b6:	d117      	bne.n	80008e8 <SIM_wall_left+0xb2>
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2251      	movs	r2, #81	@ 0x51
 80008bc:	569b      	ldrsb	r3, [r3, r2]
 80008be:	0018      	movs	r0, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2252      	movs	r2, #82	@ 0x52
 80008c4:	569b      	ldrsb	r3, [r3, r2]
 80008c6:	6879      	ldr	r1, [r7, #4]
 80008c8:	001a      	movs	r2, r3
 80008ca:	00d2      	lsls	r2, r2, #3
 80008cc:	18d2      	adds	r2, r2, r3
 80008ce:	0003      	movs	r3, r0
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	181b      	adds	r3, r3, r0
 80008d4:	00d8      	lsls	r0, r3, #3
 80008d6:	181b      	adds	r3, r3, r0
 80008d8:	18d3      	adds	r3, r2, r3
 80008da:	18cb      	adds	r3, r1, r3
 80008dc:	3301      	adds	r3, #1
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d101      	bne.n	80008e8 <SIM_wall_left+0xb2>
 80008e4:	2301      	movs	r3, #1
 80008e6:	e01d      	b.n	8000924 <SIM_wall_left+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	225b      	movs	r2, #91	@ 0x5b
 80008ec:	5c9b      	ldrb	r3, [r3, r2]
 80008ee:	2b57      	cmp	r3, #87	@ 0x57
 80008f0:	d117      	bne.n	8000922 <SIM_wall_left+0xec>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2251      	movs	r2, #81	@ 0x51
 80008f6:	569b      	ldrsb	r3, [r3, r2]
 80008f8:	0018      	movs	r0, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2252      	movs	r2, #82	@ 0x52
 80008fe:	569b      	ldrsb	r3, [r3, r2]
 8000900:	6879      	ldr	r1, [r7, #4]
 8000902:	001a      	movs	r2, r3
 8000904:	00d2      	lsls	r2, r2, #3
 8000906:	18d2      	adds	r2, r2, r3
 8000908:	0003      	movs	r3, r0
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	181b      	adds	r3, r3, r0
 800090e:	00d8      	lsls	r0, r3, #3
 8000910:	181b      	adds	r3, r3, r0
 8000912:	18d3      	adds	r3, r2, r3
 8000914:	18cb      	adds	r3, r1, r3
 8000916:	3303      	adds	r3, #3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d101      	bne.n	8000922 <SIM_wall_left+0xec>
 800091e:	2301      	movs	r3, #1
 8000920:	e000      	b.n	8000924 <SIM_wall_left+0xee>
	return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	0018      	movs	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	b002      	add	sp, #8
 800092a:	bd80      	pop	{r7, pc}

0800092c <SIM_wall_right>:
uint8_t SIM_wall_right(struct Maze* maze){
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	225b      	movs	r2, #91	@ 0x5b
 8000938:	5c9b      	ldrb	r3, [r3, r2]
 800093a:	2b4e      	cmp	r3, #78	@ 0x4e
 800093c:	d117      	bne.n	800096e <SIM_wall_right+0x42>
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2251      	movs	r2, #81	@ 0x51
 8000942:	569b      	ldrsb	r3, [r3, r2]
 8000944:	0018      	movs	r0, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2252      	movs	r2, #82	@ 0x52
 800094a:	569b      	ldrsb	r3, [r3, r2]
 800094c:	6879      	ldr	r1, [r7, #4]
 800094e:	001a      	movs	r2, r3
 8000950:	00d2      	lsls	r2, r2, #3
 8000952:	18d2      	adds	r2, r2, r3
 8000954:	0003      	movs	r3, r0
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	181b      	adds	r3, r3, r0
 800095a:	00d8      	lsls	r0, r3, #3
 800095c:	181b      	adds	r3, r3, r0
 800095e:	18d3      	adds	r3, r2, r3
 8000960:	18cb      	adds	r3, r1, r3
 8000962:	3301      	adds	r3, #1
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d101      	bne.n	800096e <SIM_wall_right+0x42>
 800096a:	2301      	movs	r3, #1
 800096c:	e055      	b.n	8000a1a <SIM_wall_right+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	225b      	movs	r2, #91	@ 0x5b
 8000972:	5c9b      	ldrb	r3, [r3, r2]
 8000974:	2b45      	cmp	r3, #69	@ 0x45
 8000976:	d117      	bne.n	80009a8 <SIM_wall_right+0x7c>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	2251      	movs	r2, #81	@ 0x51
 800097c:	569b      	ldrsb	r3, [r3, r2]
 800097e:	0018      	movs	r0, r3
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2252      	movs	r2, #82	@ 0x52
 8000984:	569b      	ldrsb	r3, [r3, r2]
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	001a      	movs	r2, r3
 800098a:	00d2      	lsls	r2, r2, #3
 800098c:	18d2      	adds	r2, r2, r3
 800098e:	0003      	movs	r3, r0
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	181b      	adds	r3, r3, r0
 8000994:	00d8      	lsls	r0, r3, #3
 8000996:	181b      	adds	r3, r3, r0
 8000998:	18d3      	adds	r3, r2, r3
 800099a:	18cb      	adds	r3, r1, r3
 800099c:	3303      	adds	r3, #3
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d101      	bne.n	80009a8 <SIM_wall_right+0x7c>
 80009a4:	2301      	movs	r3, #1
 80009a6:	e038      	b.n	8000a1a <SIM_wall_right+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	225b      	movs	r2, #91	@ 0x5b
 80009ac:	5c9b      	ldrb	r3, [r3, r2]
 80009ae:	2b53      	cmp	r3, #83	@ 0x53
 80009b0:	d115      	bne.n	80009de <SIM_wall_right+0xb2>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2251      	movs	r2, #81	@ 0x51
 80009b6:	569b      	ldrsb	r3, [r3, r2]
 80009b8:	0018      	movs	r0, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	2252      	movs	r2, #82	@ 0x52
 80009be:	569b      	ldrsb	r3, [r3, r2]
 80009c0:	6879      	ldr	r1, [r7, #4]
 80009c2:	001a      	movs	r2, r3
 80009c4:	00d2      	lsls	r2, r2, #3
 80009c6:	18d2      	adds	r2, r2, r3
 80009c8:	0003      	movs	r3, r0
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	181b      	adds	r3, r3, r0
 80009ce:	00d8      	lsls	r0, r3, #3
 80009d0:	181b      	adds	r3, r3, r0
 80009d2:	18d3      	adds	r3, r2, r3
 80009d4:	5c5b      	ldrb	r3, [r3, r1]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d101      	bne.n	80009de <SIM_wall_right+0xb2>
 80009da:	2301      	movs	r3, #1
 80009dc:	e01d      	b.n	8000a1a <SIM_wall_right+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	225b      	movs	r2, #91	@ 0x5b
 80009e2:	5c9b      	ldrb	r3, [r3, r2]
 80009e4:	2b57      	cmp	r3, #87	@ 0x57
 80009e6:	d117      	bne.n	8000a18 <SIM_wall_right+0xec>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2251      	movs	r2, #81	@ 0x51
 80009ec:	569b      	ldrsb	r3, [r3, r2]
 80009ee:	0018      	movs	r0, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2252      	movs	r2, #82	@ 0x52
 80009f4:	569b      	ldrsb	r3, [r3, r2]
 80009f6:	6879      	ldr	r1, [r7, #4]
 80009f8:	001a      	movs	r2, r3
 80009fa:	00d2      	lsls	r2, r2, #3
 80009fc:	18d2      	adds	r2, r2, r3
 80009fe:	0003      	movs	r3, r0
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	181b      	adds	r3, r3, r0
 8000a04:	00d8      	lsls	r0, r3, #3
 8000a06:	181b      	adds	r3, r3, r0
 8000a08:	18d3      	adds	r3, r2, r3
 8000a0a:	18cb      	adds	r3, r1, r3
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d101      	bne.n	8000a18 <SIM_wall_right+0xec>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <SIM_wall_right+0xee>
	return 0;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b002      	add	sp, #8
 8000a20:	bd80      	pop	{r7, pc}

08000a22 <SIM_wall_front>:
uint8_t SIM_wall_front(struct Maze* maze){
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	225b      	movs	r2, #91	@ 0x5b
 8000a2e:	5c9b      	ldrb	r3, [r3, r2]
 8000a30:	2b4e      	cmp	r3, #78	@ 0x4e
 8000a32:	d117      	bne.n	8000a64 <SIM_wall_front+0x42>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2251      	movs	r2, #81	@ 0x51
 8000a38:	569b      	ldrsb	r3, [r3, r2]
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2252      	movs	r2, #82	@ 0x52
 8000a40:	569b      	ldrsb	r3, [r3, r2]
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	001a      	movs	r2, r3
 8000a46:	00d2      	lsls	r2, r2, #3
 8000a48:	18d2      	adds	r2, r2, r3
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	181b      	adds	r3, r3, r0
 8000a50:	00d8      	lsls	r0, r3, #3
 8000a52:	181b      	adds	r3, r3, r0
 8000a54:	18d3      	adds	r3, r2, r3
 8000a56:	18cb      	adds	r3, r1, r3
 8000a58:	3302      	adds	r3, #2
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d101      	bne.n	8000a64 <SIM_wall_front+0x42>
 8000a60:	2301      	movs	r3, #1
 8000a62:	e055      	b.n	8000b10 <SIM_wall_front+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	225b      	movs	r2, #91	@ 0x5b
 8000a68:	5c9b      	ldrb	r3, [r3, r2]
 8000a6a:	2b45      	cmp	r3, #69	@ 0x45
 8000a6c:	d117      	bne.n	8000a9e <SIM_wall_front+0x7c>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2251      	movs	r2, #81	@ 0x51
 8000a72:	569b      	ldrsb	r3, [r3, r2]
 8000a74:	0018      	movs	r0, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2252      	movs	r2, #82	@ 0x52
 8000a7a:	569b      	ldrsb	r3, [r3, r2]
 8000a7c:	6879      	ldr	r1, [r7, #4]
 8000a7e:	001a      	movs	r2, r3
 8000a80:	00d2      	lsls	r2, r2, #3
 8000a82:	18d2      	adds	r2, r2, r3
 8000a84:	0003      	movs	r3, r0
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	181b      	adds	r3, r3, r0
 8000a8a:	00d8      	lsls	r0, r3, #3
 8000a8c:	181b      	adds	r3, r3, r0
 8000a8e:	18d3      	adds	r3, r2, r3
 8000a90:	18cb      	adds	r3, r1, r3
 8000a92:	3301      	adds	r3, #1
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d101      	bne.n	8000a9e <SIM_wall_front+0x7c>
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e038      	b.n	8000b10 <SIM_wall_front+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	225b      	movs	r2, #91	@ 0x5b
 8000aa2:	5c9b      	ldrb	r3, [r3, r2]
 8000aa4:	2b53      	cmp	r3, #83	@ 0x53
 8000aa6:	d117      	bne.n	8000ad8 <SIM_wall_front+0xb6>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2251      	movs	r2, #81	@ 0x51
 8000aac:	569b      	ldrsb	r3, [r3, r2]
 8000aae:	0018      	movs	r0, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2252      	movs	r2, #82	@ 0x52
 8000ab4:	569b      	ldrsb	r3, [r3, r2]
 8000ab6:	6879      	ldr	r1, [r7, #4]
 8000ab8:	001a      	movs	r2, r3
 8000aba:	00d2      	lsls	r2, r2, #3
 8000abc:	18d2      	adds	r2, r2, r3
 8000abe:	0003      	movs	r3, r0
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	181b      	adds	r3, r3, r0
 8000ac4:	00d8      	lsls	r0, r3, #3
 8000ac6:	181b      	adds	r3, r3, r0
 8000ac8:	18d3      	adds	r3, r2, r3
 8000aca:	18cb      	adds	r3, r1, r3
 8000acc:	3303      	adds	r3, #3
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d101      	bne.n	8000ad8 <SIM_wall_front+0xb6>
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	e01b      	b.n	8000b10 <SIM_wall_front+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	225b      	movs	r2, #91	@ 0x5b
 8000adc:	5c9b      	ldrb	r3, [r3, r2]
 8000ade:	2b57      	cmp	r3, #87	@ 0x57
 8000ae0:	d115      	bne.n	8000b0e <SIM_wall_front+0xec>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2251      	movs	r2, #81	@ 0x51
 8000ae6:	569b      	ldrsb	r3, [r3, r2]
 8000ae8:	0018      	movs	r0, r3
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2252      	movs	r2, #82	@ 0x52
 8000aee:	569b      	ldrsb	r3, [r3, r2]
 8000af0:	6879      	ldr	r1, [r7, #4]
 8000af2:	001a      	movs	r2, r3
 8000af4:	00d2      	lsls	r2, r2, #3
 8000af6:	18d2      	adds	r2, r2, r3
 8000af8:	0003      	movs	r3, r0
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	181b      	adds	r3, r3, r0
 8000afe:	00d8      	lsls	r0, r3, #3
 8000b00:	181b      	adds	r3, r3, r0
 8000b02:	18d3      	adds	r3, r2, r3
 8000b04:	5c5b      	ldrb	r3, [r3, r1]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d101      	bne.n	8000b0e <SIM_wall_front+0xec>
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e000      	b.n	8000b10 <SIM_wall_front+0xee>
	return 0;
 8000b0e:	2300      	movs	r3, #0
}
 8000b10:	0018      	movs	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <SIM_wall_back>:
uint8_t SIM_wall_back(struct Maze* maze){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
	if(maze->orient=='N' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack==1) return 1;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	225b      	movs	r2, #91	@ 0x5b
 8000b24:	5c9b      	ldrb	r3, [r3, r2]
 8000b26:	2b4e      	cmp	r3, #78	@ 0x4e
 8000b28:	d117      	bne.n	8000b5a <SIM_wall_back+0x42>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2251      	movs	r2, #81	@ 0x51
 8000b2e:	569b      	ldrsb	r3, [r3, r2]
 8000b30:	0018      	movs	r0, r3
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2252      	movs	r2, #82	@ 0x52
 8000b36:	569b      	ldrsb	r3, [r3, r2]
 8000b38:	6879      	ldr	r1, [r7, #4]
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	00d2      	lsls	r2, r2, #3
 8000b3e:	18d2      	adds	r2, r2, r3
 8000b40:	0003      	movs	r3, r0
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	181b      	adds	r3, r3, r0
 8000b46:	00d8      	lsls	r0, r3, #3
 8000b48:	181b      	adds	r3, r3, r0
 8000b4a:	18d3      	adds	r3, r2, r3
 8000b4c:	18cb      	adds	r3, r1, r3
 8000b4e:	3303      	adds	r3, #3
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d101      	bne.n	8000b5a <SIM_wall_back+0x42>
 8000b56:	2301      	movs	r3, #1
 8000b58:	e055      	b.n	8000c06 <SIM_wall_back+0xee>
	else if(maze->orient=='E' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft==1) return 1;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	225b      	movs	r2, #91	@ 0x5b
 8000b5e:	5c9b      	ldrb	r3, [r3, r2]
 8000b60:	2b45      	cmp	r3, #69	@ 0x45
 8000b62:	d115      	bne.n	8000b90 <SIM_wall_back+0x78>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2251      	movs	r2, #81	@ 0x51
 8000b68:	569b      	ldrsb	r3, [r3, r2]
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2252      	movs	r2, #82	@ 0x52
 8000b70:	569b      	ldrsb	r3, [r3, r2]
 8000b72:	6879      	ldr	r1, [r7, #4]
 8000b74:	001a      	movs	r2, r3
 8000b76:	00d2      	lsls	r2, r2, #3
 8000b78:	18d2      	adds	r2, r2, r3
 8000b7a:	0003      	movs	r3, r0
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	181b      	adds	r3, r3, r0
 8000b80:	00d8      	lsls	r0, r3, #3
 8000b82:	181b      	adds	r3, r3, r0
 8000b84:	18d3      	adds	r3, r2, r3
 8000b86:	5c5b      	ldrb	r3, [r3, r1]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d101      	bne.n	8000b90 <SIM_wall_back+0x78>
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	e03a      	b.n	8000c06 <SIM_wall_back+0xee>
	else if(maze->orient=='S' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront==1) return 1;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	225b      	movs	r2, #91	@ 0x5b
 8000b94:	5c9b      	ldrb	r3, [r3, r2]
 8000b96:	2b53      	cmp	r3, #83	@ 0x53
 8000b98:	d117      	bne.n	8000bca <SIM_wall_back+0xb2>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2251      	movs	r2, #81	@ 0x51
 8000b9e:	569b      	ldrsb	r3, [r3, r2]
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2252      	movs	r2, #82	@ 0x52
 8000ba6:	569b      	ldrsb	r3, [r3, r2]
 8000ba8:	6879      	ldr	r1, [r7, #4]
 8000baa:	001a      	movs	r2, r3
 8000bac:	00d2      	lsls	r2, r2, #3
 8000bae:	18d2      	adds	r2, r2, r3
 8000bb0:	0003      	movs	r3, r0
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	181b      	adds	r3, r3, r0
 8000bb6:	00d8      	lsls	r0, r3, #3
 8000bb8:	181b      	adds	r3, r3, r0
 8000bba:	18d3      	adds	r3, r2, r3
 8000bbc:	18cb      	adds	r3, r1, r3
 8000bbe:	3302      	adds	r3, #2
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d101      	bne.n	8000bca <SIM_wall_back+0xb2>
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e01d      	b.n	8000c06 <SIM_wall_back+0xee>
	else if(maze->orient=='W' && maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight==1) return 1;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	225b      	movs	r2, #91	@ 0x5b
 8000bce:	5c9b      	ldrb	r3, [r3, r2]
 8000bd0:	2b57      	cmp	r3, #87	@ 0x57
 8000bd2:	d117      	bne.n	8000c04 <SIM_wall_back+0xec>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2251      	movs	r2, #81	@ 0x51
 8000bd8:	569b      	ldrsb	r3, [r3, r2]
 8000bda:	0018      	movs	r0, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2252      	movs	r2, #82	@ 0x52
 8000be0:	569b      	ldrsb	r3, [r3, r2]
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	001a      	movs	r2, r3
 8000be6:	00d2      	lsls	r2, r2, #3
 8000be8:	18d2      	adds	r2, r2, r3
 8000bea:	0003      	movs	r3, r0
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	181b      	adds	r3, r3, r0
 8000bf0:	00d8      	lsls	r0, r3, #3
 8000bf2:	181b      	adds	r3, r3, r0
 8000bf4:	18d3      	adds	r3, r2, r3
 8000bf6:	18cb      	adds	r3, r1, r3
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d101      	bne.n	8000c04 <SIM_wall_back+0xec>
 8000c00:	2301      	movs	r3, #1
 8000c02:	e000      	b.n	8000c06 <SIM_wall_back+0xee>
	return 0;
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <update_walls>:


//	Algorithm functions:
void update_walls(struct Maze* maze,struct Maze* sim_maze){
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
 8000c16:	6039      	str	r1, [r7, #0]
    if (maze->orient == 'N')
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	225b      	movs	r2, #91	@ 0x5b
 8000c1c:	5c9b      	ldrb	r3, [r3, r2]
 8000c1e:	2b4e      	cmp	r3, #78	@ 0x4e
 8000c20:	d000      	beq.n	8000c24 <update_walls+0x16>
 8000c22:	e0d8      	b.n	8000dd6 <update_walls+0x1c8>
    {
        // multiple sensors can report walls; check each independently
        if (SIM_wall_left(sim_maze)==1)
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	0018      	movs	r0, r3
 8000c28:	f7ff fe05 	bl	8000836 <SIM_wall_left>
 8000c2c:	0003      	movs	r3, r0
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d12c      	bne.n	8000c8c <update_walls+0x7e>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2251      	movs	r2, #81	@ 0x51
 8000c36:	569b      	ldrsb	r3, [r3, r2]
 8000c38:	0018      	movs	r0, r3
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2252      	movs	r2, #82	@ 0x52
 8000c3e:	569b      	ldrsb	r3, [r3, r2]
 8000c40:	6879      	ldr	r1, [r7, #4]
 8000c42:	001a      	movs	r2, r3
 8000c44:	00d2      	lsls	r2, r2, #3
 8000c46:	18d2      	adds	r2, r2, r3
 8000c48:	0003      	movs	r3, r0
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	181b      	adds	r3, r3, r0
 8000c4e:	00d8      	lsls	r0, r3, #3
 8000c50:	181b      	adds	r3, r3, r0
 8000c52:	18d3      	adds	r3, r2, r3
 8000c54:	2201      	movs	r2, #1
 8000c56:	545a      	strb	r2, [r3, r1]
            // symmetric update: neighbor to the west has right wall
            if (maze->curr_cell[0] > 0)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2251      	movs	r2, #81	@ 0x51
 8000c5c:	569b      	ldrsb	r3, [r3, r2]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	dd14      	ble.n	8000c8c <update_walls+0x7e>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2251      	movs	r2, #81	@ 0x51
 8000c66:	569b      	ldrsb	r3, [r3, r2]
 8000c68:	1e59      	subs	r1, r3, #1
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2252      	movs	r2, #82	@ 0x52
 8000c6e:	569b      	ldrsb	r3, [r3, r2]
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	001a      	movs	r2, r3
 8000c74:	00d2      	lsls	r2, r2, #3
 8000c76:	18d2      	adds	r2, r2, r3
 8000c78:	000b      	movs	r3, r1
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	185b      	adds	r3, r3, r1
 8000c7e:	00d9      	lsls	r1, r3, #3
 8000c80:	185b      	adds	r3, r3, r1
 8000c82:	18d3      	adds	r3, r2, r3
 8000c84:	18c3      	adds	r3, r0, r3
 8000c86:	3301      	adds	r3, #1
 8000c88:	2201      	movs	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]
        }
        if (SIM_wall_right(sim_maze)==1)
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f7ff fe4c 	bl	800092c <SIM_wall_right>
 8000c94:	0003      	movs	r3, r0
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d12c      	bne.n	8000cf4 <update_walls+0xe6>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2251      	movs	r2, #81	@ 0x51
 8000c9e:	569b      	ldrsb	r3, [r3, r2]
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2252      	movs	r2, #82	@ 0x52
 8000ca6:	569b      	ldrsb	r3, [r3, r2]
 8000ca8:	6879      	ldr	r1, [r7, #4]
 8000caa:	001a      	movs	r2, r3
 8000cac:	00d2      	lsls	r2, r2, #3
 8000cae:	18d2      	adds	r2, r2, r3
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	181b      	adds	r3, r3, r0
 8000cb6:	00d8      	lsls	r0, r3, #3
 8000cb8:	181b      	adds	r3, r3, r0
 8000cba:	18d3      	adds	r3, r2, r3
 8000cbc:	18cb      	adds	r3, r1, r3
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the east has left wall
            if (maze->curr_cell[0] < 15)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2251      	movs	r2, #81	@ 0x51
 8000cc8:	569b      	ldrsb	r3, [r3, r2]
 8000cca:	2b0e      	cmp	r3, #14
 8000ccc:	dc12      	bgt.n	8000cf4 <update_walls+0xe6>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2251      	movs	r2, #81	@ 0x51
 8000cd2:	569b      	ldrsb	r3, [r3, r2]
 8000cd4:	1c59      	adds	r1, r3, #1
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2252      	movs	r2, #82	@ 0x52
 8000cda:	569b      	ldrsb	r3, [r3, r2]
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	001a      	movs	r2, r3
 8000ce0:	00d2      	lsls	r2, r2, #3
 8000ce2:	18d2      	adds	r2, r2, r3
 8000ce4:	000b      	movs	r3, r1
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	185b      	adds	r3, r3, r1
 8000cea:	00d9      	lsls	r1, r3, #3
 8000cec:	185b      	adds	r3, r3, r1
 8000cee:	18d3      	adds	r3, r2, r3
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	541a      	strb	r2, [r3, r0]
        }
        if (SIM_wall_front(sim_maze)==1)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f7ff fe93 	bl	8000a22 <SIM_wall_front>
 8000cfc:	0003      	movs	r3, r0
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d12f      	bne.n	8000d62 <update_walls+0x154>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2251      	movs	r2, #81	@ 0x51
 8000d06:	569b      	ldrsb	r3, [r3, r2]
 8000d08:	0018      	movs	r0, r3
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2252      	movs	r2, #82	@ 0x52
 8000d0e:	569b      	ldrsb	r3, [r3, r2]
 8000d10:	6879      	ldr	r1, [r7, #4]
 8000d12:	001a      	movs	r2, r3
 8000d14:	00d2      	lsls	r2, r2, #3
 8000d16:	18d2      	adds	r2, r2, r3
 8000d18:	0003      	movs	r3, r0
 8000d1a:	005b      	lsls	r3, r3, #1
 8000d1c:	181b      	adds	r3, r3, r0
 8000d1e:	00d8      	lsls	r0, r3, #3
 8000d20:	181b      	adds	r3, r3, r0
 8000d22:	18d3      	adds	r3, r2, r3
 8000d24:	18cb      	adds	r3, r1, r3
 8000d26:	3302      	adds	r3, #2
 8000d28:	2201      	movs	r2, #1
 8000d2a:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the north has back wall
            if (maze->curr_cell[1] < 15)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2252      	movs	r2, #82	@ 0x52
 8000d30:	569b      	ldrsb	r3, [r3, r2]
 8000d32:	2b0e      	cmp	r3, #14
 8000d34:	dc15      	bgt.n	8000d62 <update_walls+0x154>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2251      	movs	r2, #81	@ 0x51
 8000d3a:	569b      	ldrsb	r3, [r3, r2]
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2252      	movs	r2, #82	@ 0x52
 8000d42:	569b      	ldrsb	r3, [r3, r2]
 8000d44:	3301      	adds	r3, #1
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	001a      	movs	r2, r3
 8000d4a:	00d2      	lsls	r2, r2, #3
 8000d4c:	18d2      	adds	r2, r2, r3
 8000d4e:	0003      	movs	r3, r0
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	181b      	adds	r3, r3, r0
 8000d54:	00d8      	lsls	r0, r3, #3
 8000d56:	181b      	adds	r3, r3, r0
 8000d58:	18d3      	adds	r3, r2, r3
 8000d5a:	18cb      	adds	r3, r1, r3
 8000d5c:	3303      	adds	r3, #3
 8000d5e:	2201      	movs	r2, #1
 8000d60:	701a      	strb	r2, [r3, #0]
        }
        if (SIM_wall_back(sim_maze)==1)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff fed7 	bl	8000b18 <SIM_wall_back>
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d000      	beq.n	8000d72 <update_walls+0x164>
 8000d70:	e2cb      	b.n	800130a <update_walls+0x6fc>
        {
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2251      	movs	r2, #81	@ 0x51
 8000d76:	569b      	ldrsb	r3, [r3, r2]
 8000d78:	0018      	movs	r0, r3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2252      	movs	r2, #82	@ 0x52
 8000d7e:	569b      	ldrsb	r3, [r3, r2]
 8000d80:	6879      	ldr	r1, [r7, #4]
 8000d82:	001a      	movs	r2, r3
 8000d84:	00d2      	lsls	r2, r2, #3
 8000d86:	18d2      	adds	r2, r2, r3
 8000d88:	0003      	movs	r3, r0
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	181b      	adds	r3, r3, r0
 8000d8e:	00d8      	lsls	r0, r3, #3
 8000d90:	181b      	adds	r3, r3, r0
 8000d92:	18d3      	adds	r3, r2, r3
 8000d94:	18cb      	adds	r3, r1, r3
 8000d96:	3303      	adds	r3, #3
 8000d98:	2201      	movs	r2, #1
 8000d9a:	701a      	strb	r2, [r3, #0]
            // symmetric update: neighbor to the south has front wall
            if (maze->curr_cell[1] > 0)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2252      	movs	r2, #82	@ 0x52
 8000da0:	569b      	ldrsb	r3, [r3, r2]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	dc00      	bgt.n	8000da8 <update_walls+0x19a>
 8000da6:	e2b0      	b.n	800130a <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2251      	movs	r2, #81	@ 0x51
 8000dac:	569b      	ldrsb	r3, [r3, r2]
 8000dae:	0018      	movs	r0, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2252      	movs	r2, #82	@ 0x52
 8000db4:	569b      	ldrsb	r3, [r3, r2]
 8000db6:	3b01      	subs	r3, #1
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	001a      	movs	r2, r3
 8000dbc:	00d2      	lsls	r2, r2, #3
 8000dbe:	18d2      	adds	r2, r2, r3
 8000dc0:	0003      	movs	r3, r0
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	181b      	adds	r3, r3, r0
 8000dc6:	00d8      	lsls	r0, r3, #3
 8000dc8:	181b      	adds	r3, r3, r0
 8000dca:	18d3      	adds	r3, r2, r3
 8000dcc:	18cb      	adds	r3, r1, r3
 8000dce:	3302      	adds	r3, #2
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        // //log("Error updating walls!");
    }
}
 8000dd4:	e299      	b.n	800130a <update_walls+0x6fc>
    else if (maze->orient == 'E')
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	225b      	movs	r2, #91	@ 0x5b
 8000dda:	5c9b      	ldrb	r3, [r3, r2]
 8000ddc:	2b45      	cmp	r3, #69	@ 0x45
 8000dde:	d000      	beq.n	8000de2 <update_walls+0x1d4>
 8000de0:	e0d8      	b.n	8000f94 <update_walls+0x386>
        if (SIM_wall_left(sim_maze)==1)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff fd26 	bl	8000836 <SIM_wall_left>
 8000dea:	0003      	movs	r3, r0
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d12f      	bne.n	8000e50 <update_walls+0x242>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2251      	movs	r2, #81	@ 0x51
 8000df4:	569b      	ldrsb	r3, [r3, r2]
 8000df6:	0018      	movs	r0, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2252      	movs	r2, #82	@ 0x52
 8000dfc:	569b      	ldrsb	r3, [r3, r2]
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	001a      	movs	r2, r3
 8000e02:	00d2      	lsls	r2, r2, #3
 8000e04:	18d2      	adds	r2, r2, r3
 8000e06:	0003      	movs	r3, r0
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	181b      	adds	r3, r3, r0
 8000e0c:	00d8      	lsls	r0, r3, #3
 8000e0e:	181b      	adds	r3, r3, r0
 8000e10:	18d3      	adds	r3, r2, r3
 8000e12:	18cb      	adds	r3, r1, r3
 8000e14:	3302      	adds	r3, #2
 8000e16:	2201      	movs	r2, #1
 8000e18:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < 15)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2252      	movs	r2, #82	@ 0x52
 8000e1e:	569b      	ldrsb	r3, [r3, r2]
 8000e20:	2b0e      	cmp	r3, #14
 8000e22:	dc15      	bgt.n	8000e50 <update_walls+0x242>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2251      	movs	r2, #81	@ 0x51
 8000e28:	569b      	ldrsb	r3, [r3, r2]
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2252      	movs	r2, #82	@ 0x52
 8000e30:	569b      	ldrsb	r3, [r3, r2]
 8000e32:	3301      	adds	r3, #1
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	001a      	movs	r2, r3
 8000e38:	00d2      	lsls	r2, r2, #3
 8000e3a:	18d2      	adds	r2, r2, r3
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	181b      	adds	r3, r3, r0
 8000e42:	00d8      	lsls	r0, r3, #3
 8000e44:	181b      	adds	r3, r3, r0
 8000e46:	18d3      	adds	r3, r2, r3
 8000e48:	18cb      	adds	r3, r1, r3
 8000e4a:	3303      	adds	r3, #3
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_right(sim_maze)==1)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	0018      	movs	r0, r3
 8000e54:	f7ff fd6a 	bl	800092c <SIM_wall_right>
 8000e58:	0003      	movs	r3, r0
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d12f      	bne.n	8000ebe <update_walls+0x2b0>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2251      	movs	r2, #81	@ 0x51
 8000e62:	569b      	ldrsb	r3, [r3, r2]
 8000e64:	0018      	movs	r0, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2252      	movs	r2, #82	@ 0x52
 8000e6a:	569b      	ldrsb	r3, [r3, r2]
 8000e6c:	6879      	ldr	r1, [r7, #4]
 8000e6e:	001a      	movs	r2, r3
 8000e70:	00d2      	lsls	r2, r2, #3
 8000e72:	18d2      	adds	r2, r2, r3
 8000e74:	0003      	movs	r3, r0
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	181b      	adds	r3, r3, r0
 8000e7a:	00d8      	lsls	r0, r3, #3
 8000e7c:	181b      	adds	r3, r3, r0
 8000e7e:	18d3      	adds	r3, r2, r3
 8000e80:	18cb      	adds	r3, r1, r3
 8000e82:	3303      	adds	r3, #3
 8000e84:	2201      	movs	r2, #1
 8000e86:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2252      	movs	r2, #82	@ 0x52
 8000e8c:	569b      	ldrsb	r3, [r3, r2]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	dd15      	ble.n	8000ebe <update_walls+0x2b0>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2251      	movs	r2, #81	@ 0x51
 8000e96:	569b      	ldrsb	r3, [r3, r2]
 8000e98:	0018      	movs	r0, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2252      	movs	r2, #82	@ 0x52
 8000e9e:	569b      	ldrsb	r3, [r3, r2]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	001a      	movs	r2, r3
 8000ea6:	00d2      	lsls	r2, r2, #3
 8000ea8:	18d2      	adds	r2, r2, r3
 8000eaa:	0003      	movs	r3, r0
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	181b      	adds	r3, r3, r0
 8000eb0:	00d8      	lsls	r0, r3, #3
 8000eb2:	181b      	adds	r3, r3, r0
 8000eb4:	18d3      	adds	r3, r2, r3
 8000eb6:	18cb      	adds	r3, r1, r3
 8000eb8:	3302      	adds	r3, #2
 8000eba:	2201      	movs	r2, #1
 8000ebc:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f7ff fdae 	bl	8000a22 <SIM_wall_front>
 8000ec6:	0003      	movs	r3, r0
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d12c      	bne.n	8000f26 <update_walls+0x318>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2251      	movs	r2, #81	@ 0x51
 8000ed0:	569b      	ldrsb	r3, [r3, r2]
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2252      	movs	r2, #82	@ 0x52
 8000ed8:	569b      	ldrsb	r3, [r3, r2]
 8000eda:	6879      	ldr	r1, [r7, #4]
 8000edc:	001a      	movs	r2, r3
 8000ede:	00d2      	lsls	r2, r2, #3
 8000ee0:	18d2      	adds	r2, r2, r3
 8000ee2:	0003      	movs	r3, r0
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	181b      	adds	r3, r3, r0
 8000ee8:	00d8      	lsls	r0, r3, #3
 8000eea:	181b      	adds	r3, r3, r0
 8000eec:	18d3      	adds	r3, r2, r3
 8000eee:	18cb      	adds	r3, r1, r3
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < 15)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2251      	movs	r2, #81	@ 0x51
 8000efa:	569b      	ldrsb	r3, [r3, r2]
 8000efc:	2b0e      	cmp	r3, #14
 8000efe:	dc12      	bgt.n	8000f26 <update_walls+0x318>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2251      	movs	r2, #81	@ 0x51
 8000f04:	569b      	ldrsb	r3, [r3, r2]
 8000f06:	1c59      	adds	r1, r3, #1
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2252      	movs	r2, #82	@ 0x52
 8000f0c:	569b      	ldrsb	r3, [r3, r2]
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	001a      	movs	r2, r3
 8000f12:	00d2      	lsls	r2, r2, #3
 8000f14:	18d2      	adds	r2, r2, r3
 8000f16:	000b      	movs	r3, r1
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	185b      	adds	r3, r3, r1
 8000f1c:	00d9      	lsls	r1, r3, #3
 8000f1e:	185b      	adds	r3, r3, r1
 8000f20:	18d3      	adds	r3, r2, r3
 8000f22:	2201      	movs	r2, #1
 8000f24:	541a      	strb	r2, [r3, r0]
        if (SIM_wall_back(sim_maze)==1)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff fdf5 	bl	8000b18 <SIM_wall_back>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d000      	beq.n	8000f36 <update_walls+0x328>
 8000f34:	e1e9      	b.n	800130a <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2251      	movs	r2, #81	@ 0x51
 8000f3a:	569b      	ldrsb	r3, [r3, r2]
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2252      	movs	r2, #82	@ 0x52
 8000f42:	569b      	ldrsb	r3, [r3, r2]
 8000f44:	6879      	ldr	r1, [r7, #4]
 8000f46:	001a      	movs	r2, r3
 8000f48:	00d2      	lsls	r2, r2, #3
 8000f4a:	18d2      	adds	r2, r2, r3
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	181b      	adds	r3, r3, r0
 8000f52:	00d8      	lsls	r0, r3, #3
 8000f54:	181b      	adds	r3, r3, r0
 8000f56:	18d3      	adds	r3, r2, r3
 8000f58:	2201      	movs	r2, #1
 8000f5a:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2251      	movs	r2, #81	@ 0x51
 8000f60:	569b      	ldrsb	r3, [r3, r2]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	dc00      	bgt.n	8000f68 <update_walls+0x35a>
 8000f66:	e1d0      	b.n	800130a <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2251      	movs	r2, #81	@ 0x51
 8000f6c:	569b      	ldrsb	r3, [r3, r2]
 8000f6e:	1e59      	subs	r1, r3, #1
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2252      	movs	r2, #82	@ 0x52
 8000f74:	569b      	ldrsb	r3, [r3, r2]
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	001a      	movs	r2, r3
 8000f7a:	00d2      	lsls	r2, r2, #3
 8000f7c:	18d2      	adds	r2, r2, r3
 8000f7e:	000b      	movs	r3, r1
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	185b      	adds	r3, r3, r1
 8000f84:	00d9      	lsls	r1, r3, #3
 8000f86:	185b      	adds	r3, r3, r1
 8000f88:	18d3      	adds	r3, r2, r3
 8000f8a:	18c3      	adds	r3, r0, r3
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
}
 8000f92:	e1ba      	b.n	800130a <update_walls+0x6fc>
    else if (maze->orient == 'S')
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	225b      	movs	r2, #91	@ 0x5b
 8000f98:	5c9b      	ldrb	r3, [r3, r2]
 8000f9a:	2b53      	cmp	r3, #83	@ 0x53
 8000f9c:	d000      	beq.n	8000fa0 <update_walls+0x392>
 8000f9e:	e0d8      	b.n	8001152 <update_walls+0x544>
        if (SIM_wall_left(sim_maze)==1)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	0018      	movs	r0, r3
 8000fa4:	f7ff fc47 	bl	8000836 <SIM_wall_left>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d12c      	bne.n	8001008 <update_walls+0x3fa>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2251      	movs	r2, #81	@ 0x51
 8000fb2:	569b      	ldrsb	r3, [r3, r2]
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2252      	movs	r2, #82	@ 0x52
 8000fba:	569b      	ldrsb	r3, [r3, r2]
 8000fbc:	6879      	ldr	r1, [r7, #4]
 8000fbe:	001a      	movs	r2, r3
 8000fc0:	00d2      	lsls	r2, r2, #3
 8000fc2:	18d2      	adds	r2, r2, r3
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	181b      	adds	r3, r3, r0
 8000fca:	00d8      	lsls	r0, r3, #3
 8000fcc:	181b      	adds	r3, r3, r0
 8000fce:	18d3      	adds	r3, r2, r3
 8000fd0:	18cb      	adds	r3, r1, r3
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < 15)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2251      	movs	r2, #81	@ 0x51
 8000fdc:	569b      	ldrsb	r3, [r3, r2]
 8000fde:	2b0e      	cmp	r3, #14
 8000fe0:	dc12      	bgt.n	8001008 <update_walls+0x3fa>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2251      	movs	r2, #81	@ 0x51
 8000fe6:	569b      	ldrsb	r3, [r3, r2]
 8000fe8:	1c59      	adds	r1, r3, #1
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2252      	movs	r2, #82	@ 0x52
 8000fee:	569b      	ldrsb	r3, [r3, r2]
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	001a      	movs	r2, r3
 8000ff4:	00d2      	lsls	r2, r2, #3
 8000ff6:	18d2      	adds	r2, r2, r3
 8000ff8:	000b      	movs	r3, r1
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	185b      	adds	r3, r3, r1
 8000ffe:	00d9      	lsls	r1, r3, #3
 8001000:	185b      	adds	r3, r3, r1
 8001002:	18d3      	adds	r3, r2, r3
 8001004:	2201      	movs	r2, #1
 8001006:	541a      	strb	r2, [r3, r0]
        if (SIM_wall_right(sim_maze)==1)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	0018      	movs	r0, r3
 800100c:	f7ff fc8e 	bl	800092c <SIM_wall_right>
 8001010:	0003      	movs	r3, r0
 8001012:	2b01      	cmp	r3, #1
 8001014:	d12c      	bne.n	8001070 <update_walls+0x462>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2251      	movs	r2, #81	@ 0x51
 800101a:	569b      	ldrsb	r3, [r3, r2]
 800101c:	0018      	movs	r0, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2252      	movs	r2, #82	@ 0x52
 8001022:	569b      	ldrsb	r3, [r3, r2]
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	001a      	movs	r2, r3
 8001028:	00d2      	lsls	r2, r2, #3
 800102a:	18d2      	adds	r2, r2, r3
 800102c:	0003      	movs	r3, r0
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	181b      	adds	r3, r3, r0
 8001032:	00d8      	lsls	r0, r3, #3
 8001034:	181b      	adds	r3, r3, r0
 8001036:	18d3      	adds	r3, r2, r3
 8001038:	2201      	movs	r2, #1
 800103a:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2251      	movs	r2, #81	@ 0x51
 8001040:	569b      	ldrsb	r3, [r3, r2]
 8001042:	2b00      	cmp	r3, #0
 8001044:	dd14      	ble.n	8001070 <update_walls+0x462>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2251      	movs	r2, #81	@ 0x51
 800104a:	569b      	ldrsb	r3, [r3, r2]
 800104c:	1e59      	subs	r1, r3, #1
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2252      	movs	r2, #82	@ 0x52
 8001052:	569b      	ldrsb	r3, [r3, r2]
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	001a      	movs	r2, r3
 8001058:	00d2      	lsls	r2, r2, #3
 800105a:	18d2      	adds	r2, r2, r3
 800105c:	000b      	movs	r3, r1
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	185b      	adds	r3, r3, r1
 8001062:	00d9      	lsls	r1, r3, #3
 8001064:	185b      	adds	r3, r3, r1
 8001066:	18d3      	adds	r3, r2, r3
 8001068:	18c3      	adds	r3, r0, r3
 800106a:	3301      	adds	r3, #1
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	0018      	movs	r0, r3
 8001074:	f7ff fcd5 	bl	8000a22 <SIM_wall_front>
 8001078:	0003      	movs	r3, r0
 800107a:	2b01      	cmp	r3, #1
 800107c:	d12f      	bne.n	80010de <update_walls+0x4d0>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2251      	movs	r2, #81	@ 0x51
 8001082:	569b      	ldrsb	r3, [r3, r2]
 8001084:	0018      	movs	r0, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2252      	movs	r2, #82	@ 0x52
 800108a:	569b      	ldrsb	r3, [r3, r2]
 800108c:	6879      	ldr	r1, [r7, #4]
 800108e:	001a      	movs	r2, r3
 8001090:	00d2      	lsls	r2, r2, #3
 8001092:	18d2      	adds	r2, r2, r3
 8001094:	0003      	movs	r3, r0
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	181b      	adds	r3, r3, r0
 800109a:	00d8      	lsls	r0, r3, #3
 800109c:	181b      	adds	r3, r3, r0
 800109e:	18d3      	adds	r3, r2, r3
 80010a0:	18cb      	adds	r3, r1, r3
 80010a2:	3303      	adds	r3, #3
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2252      	movs	r2, #82	@ 0x52
 80010ac:	569b      	ldrsb	r3, [r3, r2]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	dd15      	ble.n	80010de <update_walls+0x4d0>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2251      	movs	r2, #81	@ 0x51
 80010b6:	569b      	ldrsb	r3, [r3, r2]
 80010b8:	0018      	movs	r0, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2252      	movs	r2, #82	@ 0x52
 80010be:	569b      	ldrsb	r3, [r3, r2]
 80010c0:	3b01      	subs	r3, #1
 80010c2:	6879      	ldr	r1, [r7, #4]
 80010c4:	001a      	movs	r2, r3
 80010c6:	00d2      	lsls	r2, r2, #3
 80010c8:	18d2      	adds	r2, r2, r3
 80010ca:	0003      	movs	r3, r0
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	181b      	adds	r3, r3, r0
 80010d0:	00d8      	lsls	r0, r3, #3
 80010d2:	181b      	adds	r3, r3, r0
 80010d4:	18d3      	adds	r3, r2, r3
 80010d6:	18cb      	adds	r3, r1, r3
 80010d8:	3302      	adds	r3, #2
 80010da:	2201      	movs	r2, #1
 80010dc:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_back(sim_maze)==1)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff fd19 	bl	8000b18 <SIM_wall_back>
 80010e6:	0003      	movs	r3, r0
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d000      	beq.n	80010ee <update_walls+0x4e0>
 80010ec:	e10d      	b.n	800130a <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2251      	movs	r2, #81	@ 0x51
 80010f2:	569b      	ldrsb	r3, [r3, r2]
 80010f4:	0018      	movs	r0, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2252      	movs	r2, #82	@ 0x52
 80010fa:	569b      	ldrsb	r3, [r3, r2]
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	001a      	movs	r2, r3
 8001100:	00d2      	lsls	r2, r2, #3
 8001102:	18d2      	adds	r2, r2, r3
 8001104:	0003      	movs	r3, r0
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	181b      	adds	r3, r3, r0
 800110a:	00d8      	lsls	r0, r3, #3
 800110c:	181b      	adds	r3, r3, r0
 800110e:	18d3      	adds	r3, r2, r3
 8001110:	18cb      	adds	r3, r1, r3
 8001112:	3302      	adds	r3, #2
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < 15)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2252      	movs	r2, #82	@ 0x52
 800111c:	569b      	ldrsb	r3, [r3, r2]
 800111e:	2b0e      	cmp	r3, #14
 8001120:	dd00      	ble.n	8001124 <update_walls+0x516>
 8001122:	e0f2      	b.n	800130a <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2251      	movs	r2, #81	@ 0x51
 8001128:	569b      	ldrsb	r3, [r3, r2]
 800112a:	0018      	movs	r0, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2252      	movs	r2, #82	@ 0x52
 8001130:	569b      	ldrsb	r3, [r3, r2]
 8001132:	3301      	adds	r3, #1
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	001a      	movs	r2, r3
 8001138:	00d2      	lsls	r2, r2, #3
 800113a:	18d2      	adds	r2, r2, r3
 800113c:	0003      	movs	r3, r0
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	181b      	adds	r3, r3, r0
 8001142:	00d8      	lsls	r0, r3, #3
 8001144:	181b      	adds	r3, r3, r0
 8001146:	18d3      	adds	r3, r2, r3
 8001148:	18cb      	adds	r3, r1, r3
 800114a:	3303      	adds	r3, #3
 800114c:	2201      	movs	r2, #1
 800114e:	701a      	strb	r2, [r3, #0]
}
 8001150:	e0db      	b.n	800130a <update_walls+0x6fc>
    else if (maze->orient == 'W')
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	225b      	movs	r2, #91	@ 0x5b
 8001156:	5c9b      	ldrb	r3, [r3, r2]
 8001158:	2b57      	cmp	r3, #87	@ 0x57
 800115a:	d000      	beq.n	800115e <update_walls+0x550>
 800115c:	e0d5      	b.n	800130a <update_walls+0x6fc>
        if (SIM_wall_left(sim_maze)==1)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	0018      	movs	r0, r3
 8001162:	f7ff fb68 	bl	8000836 <SIM_wall_left>
 8001166:	0003      	movs	r3, r0
 8001168:	2b01      	cmp	r3, #1
 800116a:	d12f      	bne.n	80011cc <update_walls+0x5be>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallBack = 1;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2251      	movs	r2, #81	@ 0x51
 8001170:	569b      	ldrsb	r3, [r3, r2]
 8001172:	0018      	movs	r0, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2252      	movs	r2, #82	@ 0x52
 8001178:	569b      	ldrsb	r3, [r3, r2]
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	001a      	movs	r2, r3
 800117e:	00d2      	lsls	r2, r2, #3
 8001180:	18d2      	adds	r2, r2, r3
 8001182:	0003      	movs	r3, r0
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	181b      	adds	r3, r3, r0
 8001188:	00d8      	lsls	r0, r3, #3
 800118a:	181b      	adds	r3, r3, r0
 800118c:	18d3      	adds	r3, r2, r3
 800118e:	18cb      	adds	r3, r1, r3
 8001190:	3303      	adds	r3, #3
 8001192:	2201      	movs	r2, #1
 8001194:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] > 0)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2252      	movs	r2, #82	@ 0x52
 800119a:	569b      	ldrsb	r3, [r3, r2]
 800119c:	2b00      	cmp	r3, #0
 800119e:	dd15      	ble.n	80011cc <update_walls+0x5be>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] - 1].wallFront = 1;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2251      	movs	r2, #81	@ 0x51
 80011a4:	569b      	ldrsb	r3, [r3, r2]
 80011a6:	0018      	movs	r0, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2252      	movs	r2, #82	@ 0x52
 80011ac:	569b      	ldrsb	r3, [r3, r2]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	001a      	movs	r2, r3
 80011b4:	00d2      	lsls	r2, r2, #3
 80011b6:	18d2      	adds	r2, r2, r3
 80011b8:	0003      	movs	r3, r0
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	181b      	adds	r3, r3, r0
 80011be:	00d8      	lsls	r0, r3, #3
 80011c0:	181b      	adds	r3, r3, r0
 80011c2:	18d3      	adds	r3, r2, r3
 80011c4:	18cb      	adds	r3, r1, r3
 80011c6:	3302      	adds	r3, #2
 80011c8:	2201      	movs	r2, #1
 80011ca:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_right(sim_maze)==1)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	0018      	movs	r0, r3
 80011d0:	f7ff fbac 	bl	800092c <SIM_wall_right>
 80011d4:	0003      	movs	r3, r0
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d12f      	bne.n	800123a <update_walls+0x62c>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallFront = 1;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2251      	movs	r2, #81	@ 0x51
 80011de:	569b      	ldrsb	r3, [r3, r2]
 80011e0:	0018      	movs	r0, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2252      	movs	r2, #82	@ 0x52
 80011e6:	569b      	ldrsb	r3, [r3, r2]
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	001a      	movs	r2, r3
 80011ec:	00d2      	lsls	r2, r2, #3
 80011ee:	18d2      	adds	r2, r2, r3
 80011f0:	0003      	movs	r3, r0
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	181b      	adds	r3, r3, r0
 80011f6:	00d8      	lsls	r0, r3, #3
 80011f8:	181b      	adds	r3, r3, r0
 80011fa:	18d3      	adds	r3, r2, r3
 80011fc:	18cb      	adds	r3, r1, r3
 80011fe:	3302      	adds	r3, #2
 8001200:	2201      	movs	r2, #1
 8001202:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[1] < 15)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2252      	movs	r2, #82	@ 0x52
 8001208:	569b      	ldrsb	r3, [r3, r2]
 800120a:	2b0e      	cmp	r3, #14
 800120c:	dc15      	bgt.n	800123a <update_walls+0x62c>
                maze->cells[maze->curr_cell[0]][maze->curr_cell[1] + 1].wallBack = 1;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2251      	movs	r2, #81	@ 0x51
 8001212:	569b      	ldrsb	r3, [r3, r2]
 8001214:	0018      	movs	r0, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2252      	movs	r2, #82	@ 0x52
 800121a:	569b      	ldrsb	r3, [r3, r2]
 800121c:	3301      	adds	r3, #1
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	001a      	movs	r2, r3
 8001222:	00d2      	lsls	r2, r2, #3
 8001224:	18d2      	adds	r2, r2, r3
 8001226:	0003      	movs	r3, r0
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	181b      	adds	r3, r3, r0
 800122c:	00d8      	lsls	r0, r3, #3
 800122e:	181b      	adds	r3, r3, r0
 8001230:	18d3      	adds	r3, r2, r3
 8001232:	18cb      	adds	r3, r1, r3
 8001234:	3303      	adds	r3, #3
 8001236:	2201      	movs	r2, #1
 8001238:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_front(sim_maze)==1)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	0018      	movs	r0, r3
 800123e:	f7ff fbf0 	bl	8000a22 <SIM_wall_front>
 8001242:	0003      	movs	r3, r0
 8001244:	2b01      	cmp	r3, #1
 8001246:	d12c      	bne.n	80012a2 <update_walls+0x694>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallLeft = 1;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2251      	movs	r2, #81	@ 0x51
 800124c:	569b      	ldrsb	r3, [r3, r2]
 800124e:	0018      	movs	r0, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2252      	movs	r2, #82	@ 0x52
 8001254:	569b      	ldrsb	r3, [r3, r2]
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	001a      	movs	r2, r3
 800125a:	00d2      	lsls	r2, r2, #3
 800125c:	18d2      	adds	r2, r2, r3
 800125e:	0003      	movs	r3, r0
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	181b      	adds	r3, r3, r0
 8001264:	00d8      	lsls	r0, r3, #3
 8001266:	181b      	adds	r3, r3, r0
 8001268:	18d3      	adds	r3, r2, r3
 800126a:	2201      	movs	r2, #1
 800126c:	545a      	strb	r2, [r3, r1]
            if (maze->curr_cell[0] > 0)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2251      	movs	r2, #81	@ 0x51
 8001272:	569b      	ldrsb	r3, [r3, r2]
 8001274:	2b00      	cmp	r3, #0
 8001276:	dd14      	ble.n	80012a2 <update_walls+0x694>
                maze->cells[maze->curr_cell[0] - 1][maze->curr_cell[1]].wallRight = 1;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2251      	movs	r2, #81	@ 0x51
 800127c:	569b      	ldrsb	r3, [r3, r2]
 800127e:	1e59      	subs	r1, r3, #1
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2252      	movs	r2, #82	@ 0x52
 8001284:	569b      	ldrsb	r3, [r3, r2]
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	001a      	movs	r2, r3
 800128a:	00d2      	lsls	r2, r2, #3
 800128c:	18d2      	adds	r2, r2, r3
 800128e:	000b      	movs	r3, r1
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	185b      	adds	r3, r3, r1
 8001294:	00d9      	lsls	r1, r3, #3
 8001296:	185b      	adds	r3, r3, r1
 8001298:	18d3      	adds	r3, r2, r3
 800129a:	18c3      	adds	r3, r0, r3
 800129c:	3301      	adds	r3, #1
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
        if (SIM_wall_back(sim_maze)==1)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff fc37 	bl	8000b18 <SIM_wall_back>
 80012aa:	0003      	movs	r3, r0
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d12c      	bne.n	800130a <update_walls+0x6fc>
            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].wallRight = 1;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2251      	movs	r2, #81	@ 0x51
 80012b4:	569b      	ldrsb	r3, [r3, r2]
 80012b6:	0018      	movs	r0, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2252      	movs	r2, #82	@ 0x52
 80012bc:	569b      	ldrsb	r3, [r3, r2]
 80012be:	6879      	ldr	r1, [r7, #4]
 80012c0:	001a      	movs	r2, r3
 80012c2:	00d2      	lsls	r2, r2, #3
 80012c4:	18d2      	adds	r2, r2, r3
 80012c6:	0003      	movs	r3, r0
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	181b      	adds	r3, r3, r0
 80012cc:	00d8      	lsls	r0, r3, #3
 80012ce:	181b      	adds	r3, r3, r0
 80012d0:	18d3      	adds	r3, r2, r3
 80012d2:	18cb      	adds	r3, r1, r3
 80012d4:	3301      	adds	r3, #1
 80012d6:	2201      	movs	r2, #1
 80012d8:	701a      	strb	r2, [r3, #0]
            if (maze->curr_cell[0] < 15)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2251      	movs	r2, #81	@ 0x51
 80012de:	569b      	ldrsb	r3, [r3, r2]
 80012e0:	2b0e      	cmp	r3, #14
 80012e2:	dc12      	bgt.n	800130a <update_walls+0x6fc>
                maze->cells[maze->curr_cell[0] + 1][maze->curr_cell[1]].wallLeft = 1;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2251      	movs	r2, #81	@ 0x51
 80012e8:	569b      	ldrsb	r3, [r3, r2]
 80012ea:	1c59      	adds	r1, r3, #1
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2252      	movs	r2, #82	@ 0x52
 80012f0:	569b      	ldrsb	r3, [r3, r2]
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	001a      	movs	r2, r3
 80012f6:	00d2      	lsls	r2, r2, #3
 80012f8:	18d2      	adds	r2, r2, r3
 80012fa:	000b      	movs	r3, r1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	185b      	adds	r3, r3, r1
 8001300:	00d9      	lsls	r1, r3, #3
 8001302:	185b      	adds	r3, r3, r1
 8001304:	18d3      	adds	r3, r2, r3
 8001306:	2201      	movs	r2, #1
 8001308:	541a      	strb	r2, [r3, r0]
}
 800130a:	46c0      	nop			@ (mov r8, r8)
 800130c:	46bd      	mov	sp, r7
 800130e:	b002      	add	sp, #8
 8001310:	bd80      	pop	{r7, pc}

08001312 <update_adjacents>:

void update_adjacents(struct Maze* maze){
 8001312:	b580      	push	{r7, lr}
 8001314:	b082      	sub	sp, #8
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
    if (maze->orient == 'N')
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	225b      	movs	r2, #91	@ 0x5b
 800131e:	5c9b      	ldrb	r3, [r3, r2]
 8001320:	2b4e      	cmp	r3, #78	@ 0x4e
 8001322:	d140      	bne.n	80013a6 <update_adjacents+0x94>
    {
        maze->left_cell[0] = maze->curr_cell[0] - 1;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2251      	movs	r2, #81	@ 0x51
 8001328:	569b      	ldrsb	r3, [r3, r2]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	3b01      	subs	r3, #1
 800132e:	b2db      	uxtb	r3, r3
 8001330:	b259      	sxtb	r1, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2257      	movs	r2, #87	@ 0x57
 8001336:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1];
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2252      	movs	r2, #82	@ 0x52
 800133c:	5699      	ldrsb	r1, [r3, r2]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2258      	movs	r2, #88	@ 0x58
 8001342:	5499      	strb	r1, [r3, r2]

        maze->right_cell[0] = maze->curr_cell[0] + 1;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2251      	movs	r2, #81	@ 0x51
 8001348:	569b      	ldrsb	r3, [r3, r2]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	3301      	adds	r3, #1
 800134e:	b2db      	uxtb	r3, r3
 8001350:	b259      	sxtb	r1, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2259      	movs	r2, #89	@ 0x59
 8001356:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1];
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2252      	movs	r2, #82	@ 0x52
 800135c:	5699      	ldrsb	r1, [r3, r2]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	225a      	movs	r2, #90	@ 0x5a
 8001362:	5499      	strb	r1, [r3, r2]

        maze->front_cell[0] = maze->curr_cell[0];
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2251      	movs	r2, #81	@ 0x51
 8001368:	5699      	ldrsb	r1, [r3, r2]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2255      	movs	r2, #85	@ 0x55
 800136e:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1] + 1;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2252      	movs	r2, #82	@ 0x52
 8001374:	569b      	ldrsb	r3, [r3, r2]
 8001376:	b2db      	uxtb	r3, r3
 8001378:	3301      	adds	r3, #1
 800137a:	b2db      	uxtb	r3, r3
 800137c:	b259      	sxtb	r1, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2256      	movs	r2, #86	@ 0x56
 8001382:	5499      	strb	r1, [r3, r2]

        maze->back_cell[0] = maze->curr_cell[0];
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2251      	movs	r2, #81	@ 0x51
 8001388:	5699      	ldrsb	r1, [r3, r2]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2253      	movs	r2, #83	@ 0x53
 800138e:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1] - 1;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2252      	movs	r2, #82	@ 0x52
 8001394:	569b      	ldrsb	r3, [r3, r2]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	3b01      	subs	r3, #1
 800139a:	b2db      	uxtb	r3, r3
 800139c:	b259      	sxtb	r1, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2254      	movs	r2, #84	@ 0x54
 80013a2:	5499      	strb	r1, [r3, r2]
    }
    else
    {
        // //log("Error updating adjacent cells!");
    }
}
 80013a4:	e0d0      	b.n	8001548 <update_adjacents+0x236>
    else if (maze->orient == 'E')
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	225b      	movs	r2, #91	@ 0x5b
 80013aa:	5c9b      	ldrb	r3, [r3, r2]
 80013ac:	2b45      	cmp	r3, #69	@ 0x45
 80013ae:	d140      	bne.n	8001432 <update_adjacents+0x120>
        maze->left_cell[0] = maze->curr_cell[0];
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2251      	movs	r2, #81	@ 0x51
 80013b4:	5699      	ldrsb	r1, [r3, r2]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2257      	movs	r2, #87	@ 0x57
 80013ba:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1] + 1;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2252      	movs	r2, #82	@ 0x52
 80013c0:	569b      	ldrsb	r3, [r3, r2]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	3301      	adds	r3, #1
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	b259      	sxtb	r1, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2258      	movs	r2, #88	@ 0x58
 80013ce:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0];
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2251      	movs	r2, #81	@ 0x51
 80013d4:	5699      	ldrsb	r1, [r3, r2]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2259      	movs	r2, #89	@ 0x59
 80013da:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1] - 1;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2252      	movs	r2, #82	@ 0x52
 80013e0:	569b      	ldrsb	r3, [r3, r2]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	3b01      	subs	r3, #1
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	b259      	sxtb	r1, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	225a      	movs	r2, #90	@ 0x5a
 80013ee:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0] + 1;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2251      	movs	r2, #81	@ 0x51
 80013f4:	569b      	ldrsb	r3, [r3, r2]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	3301      	adds	r3, #1
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	b259      	sxtb	r1, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2255      	movs	r2, #85	@ 0x55
 8001402:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1];
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2252      	movs	r2, #82	@ 0x52
 8001408:	5699      	ldrsb	r1, [r3, r2]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2256      	movs	r2, #86	@ 0x56
 800140e:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0] - 1;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2251      	movs	r2, #81	@ 0x51
 8001414:	569b      	ldrsb	r3, [r3, r2]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	3b01      	subs	r3, #1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	b259      	sxtb	r1, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2253      	movs	r2, #83	@ 0x53
 8001422:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1];
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2252      	movs	r2, #82	@ 0x52
 8001428:	5699      	ldrsb	r1, [r3, r2]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2254      	movs	r2, #84	@ 0x54
 800142e:	5499      	strb	r1, [r3, r2]
}
 8001430:	e08a      	b.n	8001548 <update_adjacents+0x236>
    else if (maze->orient == 'S')
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	225b      	movs	r2, #91	@ 0x5b
 8001436:	5c9b      	ldrb	r3, [r3, r2]
 8001438:	2b53      	cmp	r3, #83	@ 0x53
 800143a:	d140      	bne.n	80014be <update_adjacents+0x1ac>
        maze->left_cell[0] = maze->curr_cell[0] + 1;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2251      	movs	r2, #81	@ 0x51
 8001440:	569b      	ldrsb	r3, [r3, r2]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	3301      	adds	r3, #1
 8001446:	b2db      	uxtb	r3, r3
 8001448:	b259      	sxtb	r1, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2257      	movs	r2, #87	@ 0x57
 800144e:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1];
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2252      	movs	r2, #82	@ 0x52
 8001454:	5699      	ldrsb	r1, [r3, r2]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2258      	movs	r2, #88	@ 0x58
 800145a:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0] - 1;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2251      	movs	r2, #81	@ 0x51
 8001460:	569b      	ldrsb	r3, [r3, r2]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	3b01      	subs	r3, #1
 8001466:	b2db      	uxtb	r3, r3
 8001468:	b259      	sxtb	r1, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2259      	movs	r2, #89	@ 0x59
 800146e:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1];
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2252      	movs	r2, #82	@ 0x52
 8001474:	5699      	ldrsb	r1, [r3, r2]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	225a      	movs	r2, #90	@ 0x5a
 800147a:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0];
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2251      	movs	r2, #81	@ 0x51
 8001480:	5699      	ldrsb	r1, [r3, r2]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2255      	movs	r2, #85	@ 0x55
 8001486:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1] - 1;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2252      	movs	r2, #82	@ 0x52
 800148c:	569b      	ldrsb	r3, [r3, r2]
 800148e:	b2db      	uxtb	r3, r3
 8001490:	3b01      	subs	r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	b259      	sxtb	r1, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2256      	movs	r2, #86	@ 0x56
 800149a:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0];
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2251      	movs	r2, #81	@ 0x51
 80014a0:	5699      	ldrsb	r1, [r3, r2]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2253      	movs	r2, #83	@ 0x53
 80014a6:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1] + 1;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2252      	movs	r2, #82	@ 0x52
 80014ac:	569b      	ldrsb	r3, [r3, r2]
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	3301      	adds	r3, #1
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	b259      	sxtb	r1, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2254      	movs	r2, #84	@ 0x54
 80014ba:	5499      	strb	r1, [r3, r2]
}
 80014bc:	e044      	b.n	8001548 <update_adjacents+0x236>
    else if (maze->orient == 'W')
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	225b      	movs	r2, #91	@ 0x5b
 80014c2:	5c9b      	ldrb	r3, [r3, r2]
 80014c4:	2b57      	cmp	r3, #87	@ 0x57
 80014c6:	d13f      	bne.n	8001548 <update_adjacents+0x236>
        maze->left_cell[0] = maze->curr_cell[0];
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2251      	movs	r2, #81	@ 0x51
 80014cc:	5699      	ldrsb	r1, [r3, r2]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2257      	movs	r2, #87	@ 0x57
 80014d2:	5499      	strb	r1, [r3, r2]
        maze->left_cell[1] = maze->curr_cell[1] - 1;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2252      	movs	r2, #82	@ 0x52
 80014d8:	569b      	ldrsb	r3, [r3, r2]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	3b01      	subs	r3, #1
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	b259      	sxtb	r1, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2258      	movs	r2, #88	@ 0x58
 80014e6:	5499      	strb	r1, [r3, r2]
        maze->right_cell[0] = maze->curr_cell[0];
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2251      	movs	r2, #81	@ 0x51
 80014ec:	5699      	ldrsb	r1, [r3, r2]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2259      	movs	r2, #89	@ 0x59
 80014f2:	5499      	strb	r1, [r3, r2]
        maze->right_cell[1] = maze->curr_cell[1] + 1;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2252      	movs	r2, #82	@ 0x52
 80014f8:	569b      	ldrsb	r3, [r3, r2]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	3301      	adds	r3, #1
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	b259      	sxtb	r1, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	225a      	movs	r2, #90	@ 0x5a
 8001506:	5499      	strb	r1, [r3, r2]
        maze->front_cell[0] = maze->curr_cell[0] - 1;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2251      	movs	r2, #81	@ 0x51
 800150c:	569b      	ldrsb	r3, [r3, r2]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	3b01      	subs	r3, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	b259      	sxtb	r1, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2255      	movs	r2, #85	@ 0x55
 800151a:	5499      	strb	r1, [r3, r2]
        maze->front_cell[1] = maze->curr_cell[1];
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2252      	movs	r2, #82	@ 0x52
 8001520:	5699      	ldrsb	r1, [r3, r2]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2256      	movs	r2, #86	@ 0x56
 8001526:	5499      	strb	r1, [r3, r2]
        maze->back_cell[0] = maze->curr_cell[0] + 1;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2251      	movs	r2, #81	@ 0x51
 800152c:	569b      	ldrsb	r3, [r3, r2]
 800152e:	b2db      	uxtb	r3, r3
 8001530:	3301      	adds	r3, #1
 8001532:	b2db      	uxtb	r3, r3
 8001534:	b259      	sxtb	r1, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2253      	movs	r2, #83	@ 0x53
 800153a:	5499      	strb	r1, [r3, r2]
        maze->back_cell[1] = maze->curr_cell[1];
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2252      	movs	r2, #82	@ 0x52
 8001540:	5699      	ldrsb	r1, [r3, r2]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2254      	movs	r2, #84	@ 0x54
 8001546:	5499      	strb	r1, [r3, r2]
}
 8001548:	46c0      	nop			@ (mov r8, r8)
 800154a:	46bd      	mov	sp, r7
 800154c:	b002      	add	sp, #8
 800154e:	bd80      	pop	{r7, pc}

08001550 <move_forward>:

void move_forward(struct Maze* maze,struct Maze* sim_maze){
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
    SIM_move_forward(sim_maze);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	0018      	movs	r0, r3
 800155e:	f7ff f8c5 	bl	80006ec <SIM_move_forward>
    // Change virtual position first, then update adjacent cells
    if (maze->orient == 'N')
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	225b      	movs	r2, #91	@ 0x5b
 8001566:	5c9b      	ldrb	r3, [r3, r2]
 8001568:	2b4e      	cmp	r3, #78	@ 0x4e
 800156a:	d10a      	bne.n	8001582 <move_forward+0x32>
    {
        maze->curr_cell[1] = maze->curr_cell[1] + 1;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2252      	movs	r2, #82	@ 0x52
 8001570:	569b      	ldrsb	r3, [r3, r2]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	3301      	adds	r3, #1
 8001576:	b2db      	uxtb	r3, r3
 8001578:	b259      	sxtb	r1, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2252      	movs	r2, #82	@ 0x52
 800157e:	5499      	strb	r1, [r3, r2]
 8001580:	e02e      	b.n	80015e0 <move_forward+0x90>
    }
    else if (maze->orient == 'E')
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	225b      	movs	r2, #91	@ 0x5b
 8001586:	5c9b      	ldrb	r3, [r3, r2]
 8001588:	2b45      	cmp	r3, #69	@ 0x45
 800158a:	d10a      	bne.n	80015a2 <move_forward+0x52>
    {
        maze->curr_cell[0] = maze->curr_cell[0] + 1;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2251      	movs	r2, #81	@ 0x51
 8001590:	569b      	ldrsb	r3, [r3, r2]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	3301      	adds	r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	b259      	sxtb	r1, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2251      	movs	r2, #81	@ 0x51
 800159e:	5499      	strb	r1, [r3, r2]
 80015a0:	e01e      	b.n	80015e0 <move_forward+0x90>
    }
    else if (maze->orient == 'S')
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	225b      	movs	r2, #91	@ 0x5b
 80015a6:	5c9b      	ldrb	r3, [r3, r2]
 80015a8:	2b53      	cmp	r3, #83	@ 0x53
 80015aa:	d10a      	bne.n	80015c2 <move_forward+0x72>
    {
        maze->curr_cell[1] = maze->curr_cell[1] - 1;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2252      	movs	r2, #82	@ 0x52
 80015b0:	569b      	ldrsb	r3, [r3, r2]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	3b01      	subs	r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	b259      	sxtb	r1, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2252      	movs	r2, #82	@ 0x52
 80015be:	5499      	strb	r1, [r3, r2]
 80015c0:	e00e      	b.n	80015e0 <move_forward+0x90>
    }
    else if (maze->orient == 'W')
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	225b      	movs	r2, #91	@ 0x5b
 80015c6:	5c9b      	ldrb	r3, [r3, r2]
 80015c8:	2b57      	cmp	r3, #87	@ 0x57
 80015ca:	d109      	bne.n	80015e0 <move_forward+0x90>
    {
        maze->curr_cell[0] = maze->curr_cell[0] - 1;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2251      	movs	r2, #81	@ 0x51
 80015d0:	569b      	ldrsb	r3, [r3, r2]
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	3b01      	subs	r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	b259      	sxtb	r1, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2251      	movs	r2, #81	@ 0x51
 80015de:	5499      	strb	r1, [r3, r2]
    else
    {
        //log("Error changing position");
    }

    update_adjacents(maze);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	0018      	movs	r0, r3
 80015e4:	f7ff fe95 	bl	8001312 <update_adjacents>
}
 80015e8:	46c0      	nop			@ (mov r8, r8)
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b002      	add	sp, #8
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <turn_left>:

void turn_left(struct Maze* maze, struct Maze* sim_maze){
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
	SIM_turn_left(sim_maze);
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7ff f8eb 	bl	80007d8 <SIM_turn_left>
	    // Change orient first, then update adjacent cells
	    if (maze->orient == 'N')
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	225b      	movs	r2, #91	@ 0x5b
 8001606:	5c9b      	ldrb	r3, [r3, r2]
 8001608:	2b4e      	cmp	r3, #78	@ 0x4e
 800160a:	d104      	bne.n	8001616 <turn_left+0x26>
	    {
	        maze->orient = 'W';
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	225b      	movs	r2, #91	@ 0x5b
 8001610:	2157      	movs	r1, #87	@ 0x57
 8001612:	5499      	strb	r1, [r3, r2]
 8001614:	e01c      	b.n	8001650 <turn_left+0x60>
	    }
	    else if (maze->orient == 'E')
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	225b      	movs	r2, #91	@ 0x5b
 800161a:	5c9b      	ldrb	r3, [r3, r2]
 800161c:	2b45      	cmp	r3, #69	@ 0x45
 800161e:	d104      	bne.n	800162a <turn_left+0x3a>
	    {
	        maze->orient = 'N';
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	225b      	movs	r2, #91	@ 0x5b
 8001624:	214e      	movs	r1, #78	@ 0x4e
 8001626:	5499      	strb	r1, [r3, r2]
 8001628:	e012      	b.n	8001650 <turn_left+0x60>
	    }
	    else if (maze->orient == 'S')
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	225b      	movs	r2, #91	@ 0x5b
 800162e:	5c9b      	ldrb	r3, [r3, r2]
 8001630:	2b53      	cmp	r3, #83	@ 0x53
 8001632:	d104      	bne.n	800163e <turn_left+0x4e>
	    {
	        maze->orient = 'E';
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	225b      	movs	r2, #91	@ 0x5b
 8001638:	2145      	movs	r1, #69	@ 0x45
 800163a:	5499      	strb	r1, [r3, r2]
 800163c:	e008      	b.n	8001650 <turn_left+0x60>
	    }
	    else if (maze->orient == 'W')
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	225b      	movs	r2, #91	@ 0x5b
 8001642:	5c9b      	ldrb	r3, [r3, r2]
 8001644:	2b57      	cmp	r3, #87	@ 0x57
 8001646:	d103      	bne.n	8001650 <turn_left+0x60>
	    {
	        maze->orient = 'S';
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	225b      	movs	r2, #91	@ 0x5b
 800164c:	2153      	movs	r1, #83	@ 0x53
 800164e:	5499      	strb	r1, [r3, r2]
	    else
	    {
	        // //log("Error turning left!");
	    }

	    update_adjacents(maze);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	0018      	movs	r0, r3
 8001654:	f7ff fe5d 	bl	8001312 <update_adjacents>
}
 8001658:	46c0      	nop			@ (mov r8, r8)
 800165a:	46bd      	mov	sp, r7
 800165c:	b002      	add	sp, #8
 800165e:	bd80      	pop	{r7, pc}

08001660 <turn_right>:

void turn_right(struct Maze *maze,struct Maze* sim_maze)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
    SIM_turn_right(sim_maze);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff f884 	bl	800077a <SIM_turn_right>
    // Change orient first, then update adjacent cells
    if (maze->orient == 'N')
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	225b      	movs	r2, #91	@ 0x5b
 8001676:	5c9b      	ldrb	r3, [r3, r2]
 8001678:	2b4e      	cmp	r3, #78	@ 0x4e
 800167a:	d104      	bne.n	8001686 <turn_right+0x26>
    {
        maze->orient = 'E';
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	225b      	movs	r2, #91	@ 0x5b
 8001680:	2145      	movs	r1, #69	@ 0x45
 8001682:	5499      	strb	r1, [r3, r2]
 8001684:	e01c      	b.n	80016c0 <turn_right+0x60>
    }
    else if (maze->orient == 'E')
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	225b      	movs	r2, #91	@ 0x5b
 800168a:	5c9b      	ldrb	r3, [r3, r2]
 800168c:	2b45      	cmp	r3, #69	@ 0x45
 800168e:	d104      	bne.n	800169a <turn_right+0x3a>
    {
        maze->orient = 'S';
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	225b      	movs	r2, #91	@ 0x5b
 8001694:	2153      	movs	r1, #83	@ 0x53
 8001696:	5499      	strb	r1, [r3, r2]
 8001698:	e012      	b.n	80016c0 <turn_right+0x60>
    }
    else if (maze->orient == 'S')
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	225b      	movs	r2, #91	@ 0x5b
 800169e:	5c9b      	ldrb	r3, [r3, r2]
 80016a0:	2b53      	cmp	r3, #83	@ 0x53
 80016a2:	d104      	bne.n	80016ae <turn_right+0x4e>
    {
        maze->orient = 'W';
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	225b      	movs	r2, #91	@ 0x5b
 80016a8:	2157      	movs	r1, #87	@ 0x57
 80016aa:	5499      	strb	r1, [r3, r2]
 80016ac:	e008      	b.n	80016c0 <turn_right+0x60>
    }
    else if (maze->orient == 'W')
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	225b      	movs	r2, #91	@ 0x5b
 80016b2:	5c9b      	ldrb	r3, [r3, r2]
 80016b4:	2b57      	cmp	r3, #87	@ 0x57
 80016b6:	d103      	bne.n	80016c0 <turn_right+0x60>
    {
        maze->orient = 'N';
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	225b      	movs	r2, #91	@ 0x5b
 80016bc:	214e      	movs	r1, #78	@ 0x4e
 80016be:	5499      	strb	r1, [r3, r2]
    else
    {
        // //log("Error turning right!");
    }

    update_adjacents(maze);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	0018      	movs	r0, r3
 80016c4:	f7ff fe25 	bl	8001312 <update_adjacents>
}
 80016c8:	46c0      	nop			@ (mov r8, r8)
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b002      	add	sp, #8
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <enq>:

//	Queue Functions
void enq(struct Maze *maze)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
    if (maze->q_f == -1)
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	2393      	movs	r3, #147	@ 0x93
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	56d3      	ldrsb	r3, [r2, r3]
 80016e0:	3301      	adds	r3, #1
 80016e2:	d104      	bne.n	80016ee <enq+0x1e>
        maze->q_f = 0;
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	2393      	movs	r3, #147	@ 0x93
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	2100      	movs	r1, #0
 80016ec:	54d1      	strb	r1, [r2, r3]
    maze->q_r++;
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	2326      	movs	r3, #38	@ 0x26
 80016f2:	33ff      	adds	r3, #255	@ 0xff
 80016f4:	56d3      	ldrsb	r3, [r2, r3]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	3301      	adds	r3, #1
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	b259      	sxtb	r1, r3
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	2326      	movs	r3, #38	@ 0x26
 8001702:	33ff      	adds	r3, #255	@ 0xff
 8001704:	54d1      	strb	r1, [r2, r3]
    maze->bfs_q[maze->q_r][0] = maze->bfs_loc[0];
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	2328      	movs	r3, #40	@ 0x28
 800170a:	33ff      	adds	r3, #255	@ 0xff
 800170c:	56d1      	ldrsb	r1, [r2, r3]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	2326      	movs	r3, #38	@ 0x26
 8001712:	33ff      	adds	r3, #255	@ 0xff
 8001714:	56d3      	ldrsb	r3, [r2, r3]
 8001716:	b2c9      	uxtb	r1, r1
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	3360      	adds	r3, #96	@ 0x60
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	18d3      	adds	r3, r2, r3
 8001720:	3301      	adds	r3, #1
 8001722:	1c0a      	adds	r2, r1, #0
 8001724:	701a      	strb	r2, [r3, #0]
    maze->bfs_q[maze->q_r][1] = maze->bfs_loc[1];
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	2394      	movs	r3, #148	@ 0x94
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	56d1      	ldrsb	r1, [r2, r3]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	2326      	movs	r3, #38	@ 0x26
 8001732:	33ff      	adds	r3, #255	@ 0xff
 8001734:	56d3      	ldrsb	r3, [r2, r3]
 8001736:	b2c8      	uxtb	r0, r1
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	21c2      	movs	r1, #194	@ 0xc2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	18d3      	adds	r3, r2, r3
 8001740:	185b      	adds	r3, r3, r1
 8001742:	1c02      	adds	r2, r0, #0
 8001744:	701a      	strb	r2, [r3, #0]
    // //log("Added to queue: "+std::to_string(bfs_loc[0])+","+std::to_string(bfs_loc[1]));
}
 8001746:	46c0      	nop			@ (mov r8, r8)
 8001748:	46bd      	mov	sp, r7
 800174a:	b002      	add	sp, #8
 800174c:	bd80      	pop	{r7, pc}

0800174e <deq>:

void deq(struct Maze *maze)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
    maze->bfs_loc[0] = maze->bfs_q[maze->q_f][0];
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	2393      	movs	r3, #147	@ 0x93
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	56d3      	ldrsb	r3, [r2, r3]
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	3360      	adds	r3, #96	@ 0x60
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	18d3      	adds	r3, r2, r3
 8001766:	3301      	adds	r3, #1
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	b259      	sxtb	r1, r3
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	2328      	movs	r3, #40	@ 0x28
 8001770:	33ff      	adds	r3, #255	@ 0xff
 8001772:	54d1      	strb	r1, [r2, r3]
    maze->bfs_loc[1] = maze->bfs_q[maze->q_f][1];
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	2393      	movs	r3, #147	@ 0x93
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	56d3      	ldrsb	r3, [r2, r3]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	21c2      	movs	r1, #194	@ 0xc2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	18d3      	adds	r3, r2, r3
 8001784:	185b      	adds	r3, r3, r1
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b259      	sxtb	r1, r3
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	2394      	movs	r3, #148	@ 0x94
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	54d1      	strb	r1, [r2, r3]
    maze->q_f++;
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	2393      	movs	r3, #147	@ 0x93
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	56d3      	ldrsb	r3, [r2, r3]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	3301      	adds	r3, #1
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	b259      	sxtb	r1, r3
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	2393      	movs	r3, #147	@ 0x93
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	54d1      	strb	r1, [r2, r3]
}
 80017aa:	46c0      	nop			@ (mov r8, r8)
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b002      	add	sp, #8
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <to_prev_intersection>:

void to_prev_intersection(struct Maze *maze,struct Maze *sim_maze)
{
 80017b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017b4:	b093      	sub	sp, #76	@ 0x4c
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
 80017ba:	6039      	str	r1, [r7, #0]

    for (uint8_t i = 0; i < 16; i++)
 80017bc:	2347      	movs	r3, #71	@ 0x47
 80017be:	18fb      	adds	r3, r7, r3
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]
 80017c4:	e04c      	b.n	8001860 <to_prev_intersection+0xae>
        for (uint8_t j = 0; j < 16; j++)
 80017c6:	2346      	movs	r3, #70	@ 0x46
 80017c8:	18fb      	adds	r3, r7, r3
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
 80017ce:	e03c      	b.n	800184a <to_prev_intersection+0x98>
        {
            maze->cells[i][j].bfs_visited = 0;
 80017d0:	2547      	movs	r5, #71	@ 0x47
 80017d2:	197b      	adds	r3, r7, r5
 80017d4:	7819      	ldrb	r1, [r3, #0]
 80017d6:	2446      	movs	r4, #70	@ 0x46
 80017d8:	193b      	adds	r3, r7, r4
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	001a      	movs	r2, r3
 80017e0:	00d2      	lsls	r2, r2, #3
 80017e2:	18d2      	adds	r2, r2, r3
 80017e4:	000b      	movs	r3, r1
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	185b      	adds	r3, r3, r1
 80017ea:	00d9      	lsls	r1, r3, #3
 80017ec:	185b      	adds	r3, r3, r1
 80017ee:	18d3      	adds	r3, r2, r3
 80017f0:	18c3      	adds	r3, r0, r3
 80017f2:	3305      	adds	r3, #5
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
            maze->cells[i][j].bfs_parent[0] = -1;
 80017f8:	197b      	adds	r3, r7, r5
 80017fa:	7819      	ldrb	r1, [r3, #0]
 80017fc:	193b      	adds	r3, r7, r4
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	001a      	movs	r2, r3
 8001804:	00d2      	lsls	r2, r2, #3
 8001806:	18d2      	adds	r2, r2, r3
 8001808:	000b      	movs	r3, r1
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	185b      	adds	r3, r3, r1
 800180e:	00d9      	lsls	r1, r3, #3
 8001810:	185b      	adds	r3, r3, r1
 8001812:	18d3      	adds	r3, r2, r3
 8001814:	18c3      	adds	r3, r0, r3
 8001816:	3306      	adds	r3, #6
 8001818:	22ff      	movs	r2, #255	@ 0xff
 800181a:	701a      	strb	r2, [r3, #0]
            maze->cells[i][j].bfs_parent[1] = -1;
 800181c:	197b      	adds	r3, r7, r5
 800181e:	7819      	ldrb	r1, [r3, #0]
 8001820:	193b      	adds	r3, r7, r4
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	001a      	movs	r2, r3
 8001828:	00d2      	lsls	r2, r2, #3
 800182a:	18d2      	adds	r2, r2, r3
 800182c:	000b      	movs	r3, r1
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	185b      	adds	r3, r3, r1
 8001832:	00d9      	lsls	r1, r3, #3
 8001834:	185b      	adds	r3, r3, r1
 8001836:	18d3      	adds	r3, r2, r3
 8001838:	18c3      	adds	r3, r0, r3
 800183a:	3307      	adds	r3, #7
 800183c:	22ff      	movs	r2, #255	@ 0xff
 800183e:	701a      	strb	r2, [r3, #0]
        for (uint8_t j = 0; j < 16; j++)
 8001840:	193b      	adds	r3, r7, r4
 8001842:	781a      	ldrb	r2, [r3, #0]
 8001844:	193b      	adds	r3, r7, r4
 8001846:	3201      	adds	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]
 800184a:	2346      	movs	r3, #70	@ 0x46
 800184c:	18fb      	adds	r3, r7, r3
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b0f      	cmp	r3, #15
 8001852:	d9bd      	bls.n	80017d0 <to_prev_intersection+0x1e>
    for (uint8_t i = 0; i < 16; i++)
 8001854:	2147      	movs	r1, #71	@ 0x47
 8001856:	187b      	adds	r3, r7, r1
 8001858:	781a      	ldrb	r2, [r3, #0]
 800185a:	187b      	adds	r3, r7, r1
 800185c:	3201      	adds	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
 8001860:	2347      	movs	r3, #71	@ 0x47
 8001862:	18fb      	adds	r3, r7, r3
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b0f      	cmp	r3, #15
 8001868:	d9ad      	bls.n	80017c6 <to_prev_intersection+0x14>
        }

    maze->q_f = -1;
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	2393      	movs	r3, #147	@ 0x93
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	21ff      	movs	r1, #255	@ 0xff
 8001872:	54d1      	strb	r1, [r2, r3]
    maze->q_r = -1;
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	2326      	movs	r3, #38	@ 0x26
 8001878:	33ff      	adds	r3, #255	@ 0xff
 800187a:	21ff      	movs	r1, #255	@ 0xff
 800187c:	54d1      	strb	r1, [r2, r3]

    // If the top of intersection stack is the current cell, pop it to go to the previous one
    if (maze->ISLen <= 0)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	22c0      	movs	r2, #192	@ 0xc0
 8001882:	569b      	ldrsb	r3, [r3, r2]
 8001884:	2b00      	cmp	r3, #0
 8001886:	dc06      	bgt.n	8001896 <to_prev_intersection+0xe4>
    {
        maze->exploration_done = 1;
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	232e      	movs	r3, #46	@ 0x2e
 800188c:	33ff      	adds	r3, #255	@ 0xff
 800188e:	2101      	movs	r1, #1
 8001890:	54d1      	strb	r1, [r2, r3]
        return;
 8001892:	f001 f87d 	bl	8002990 <to_prev_intersection+0x11de>
    }
    if (maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	22c0      	movs	r2, #192	@ 0xc0
 800189a:	569b      	ldrsb	r3, [r3, r2]
 800189c:	3b01      	subs	r3, #1
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	332c      	adds	r3, #44	@ 0x2c
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	18d3      	adds	r3, r2, r3
 80018a6:	3304      	adds	r3, #4
 80018a8:	2200      	movs	r2, #0
 80018aa:	569a      	ldrsb	r2, [r3, r2]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2151      	movs	r1, #81	@ 0x51
 80018b0:	565b      	ldrsb	r3, [r3, r1]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d119      	bne.n	80018ea <to_prev_intersection+0x138>
        maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	22c0      	movs	r2, #192	@ 0xc0
 80018ba:	569b      	ldrsb	r3, [r3, r2]
 80018bc:	3b01      	subs	r3, #1
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	215d      	movs	r1, #93	@ 0x5d
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	18d3      	adds	r3, r2, r3
 80018c6:	185b      	adds	r3, r3, r1
 80018c8:	2200      	movs	r2, #0
 80018ca:	569a      	ldrsb	r2, [r3, r2]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2152      	movs	r1, #82	@ 0x52
 80018d0:	565b      	ldrsb	r3, [r3, r1]
    if (maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d109      	bne.n	80018ea <to_prev_intersection+0x138>
    {
        // pop current intersection since we're already there
        maze->ISLen = maze->ISLen - 1;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	22c0      	movs	r2, #192	@ 0xc0
 80018da:	569b      	ldrsb	r3, [r3, r2]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	3b01      	subs	r3, #1
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	b259      	sxtb	r1, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	22c0      	movs	r2, #192	@ 0xc0
 80018e8:	5499      	strb	r1, [r3, r2]
    }
    if (maze->ISLen <= 0)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	22c0      	movs	r2, #192	@ 0xc0
 80018ee:	569b      	ldrsb	r3, [r3, r2]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	dc01      	bgt.n	80018f8 <to_prev_intersection+0x146>
 80018f4:	f001 f849 	bl	800298a <to_prev_intersection+0x11d8>
        //log("No previous intersection to go to");
        return;
    }

    // start BFS from current cell
    maze->bfs_loc[0] = maze->curr_cell[0];
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2251      	movs	r2, #81	@ 0x51
 80018fc:	5699      	ldrsb	r1, [r3, r2]
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	2328      	movs	r3, #40	@ 0x28
 8001902:	33ff      	adds	r3, #255	@ 0xff
 8001904:	54d1      	strb	r1, [r2, r3]
    maze->bfs_loc[1] = maze->curr_cell[1];
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2252      	movs	r2, #82	@ 0x52
 800190a:	5699      	ldrsb	r1, [r3, r2]
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	2394      	movs	r3, #148	@ 0x94
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	54d1      	strb	r1, [r2, r3]

    // mark start
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_visited = 1;
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	2328      	movs	r3, #40	@ 0x28
 8001918:	33ff      	adds	r3, #255	@ 0xff
 800191a:	56d3      	ldrsb	r3, [r2, r3]
 800191c:	0018      	movs	r0, r3
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	2394      	movs	r3, #148	@ 0x94
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	56d3      	ldrsb	r3, [r2, r3]
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	001a      	movs	r2, r3
 800192a:	00d2      	lsls	r2, r2, #3
 800192c:	18d2      	adds	r2, r2, r3
 800192e:	0003      	movs	r3, r0
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	181b      	adds	r3, r3, r0
 8001934:	00d8      	lsls	r0, r3, #3
 8001936:	181b      	adds	r3, r3, r0
 8001938:	18d3      	adds	r3, r2, r3
 800193a:	18cb      	adds	r3, r1, r3
 800193c:	3305      	adds	r3, #5
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_parent[0] = -1;
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	2328      	movs	r3, #40	@ 0x28
 8001946:	33ff      	adds	r3, #255	@ 0xff
 8001948:	56d3      	ldrsb	r3, [r2, r3]
 800194a:	0018      	movs	r0, r3
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	2394      	movs	r3, #148	@ 0x94
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	56d3      	ldrsb	r3, [r2, r3]
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	001a      	movs	r2, r3
 8001958:	00d2      	lsls	r2, r2, #3
 800195a:	18d2      	adds	r2, r2, r3
 800195c:	0003      	movs	r3, r0
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	181b      	adds	r3, r3, r0
 8001962:	00d8      	lsls	r0, r3, #3
 8001964:	181b      	adds	r3, r3, r0
 8001966:	18d3      	adds	r3, r2, r3
 8001968:	18cb      	adds	r3, r1, r3
 800196a:	3306      	adds	r3, #6
 800196c:	22ff      	movs	r2, #255	@ 0xff
 800196e:	701a      	strb	r2, [r3, #0]
    maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].bfs_parent[1] = -1;
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	2328      	movs	r3, #40	@ 0x28
 8001974:	33ff      	adds	r3, #255	@ 0xff
 8001976:	56d3      	ldrsb	r3, [r2, r3]
 8001978:	0018      	movs	r0, r3
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	2394      	movs	r3, #148	@ 0x94
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	56d3      	ldrsb	r3, [r2, r3]
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	001a      	movs	r2, r3
 8001986:	00d2      	lsls	r2, r2, #3
 8001988:	18d2      	adds	r2, r2, r3
 800198a:	0003      	movs	r3, r0
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	181b      	adds	r3, r3, r0
 8001990:	00d8      	lsls	r0, r3, #3
 8001992:	181b      	adds	r3, r3, r0
 8001994:	18d3      	adds	r3, r2, r3
 8001996:	18cb      	adds	r3, r1, r3
 8001998:	3307      	adds	r3, #7
 800199a:	22ff      	movs	r2, #255	@ 0xff
 800199c:	701a      	strb	r2, [r3, #0]

    enq(maze);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7ff fe95 	bl	80016d0 <enq>

    while (maze->q_r - maze->q_f + 1 > 0)
 80019a6:	f000 ffe2 	bl	800296e <to_prev_intersection+0x11bc>
    {
        deq(maze);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	0018      	movs	r0, r3
 80019ae:	f7ff fece 	bl	800174e <deq>

        if (maze->bfs_loc[0] == maze->intersection_stack[maze->ISLen - 1][0] &&
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	2328      	movs	r3, #40	@ 0x28
 80019b6:	33ff      	adds	r3, #255	@ 0xff
 80019b8:	56d2      	ldrsb	r2, [r2, r3]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	21c0      	movs	r1, #192	@ 0xc0
 80019be:	565b      	ldrsb	r3, [r3, r1]
 80019c0:	3b01      	subs	r3, #1
 80019c2:	6879      	ldr	r1, [r7, #4]
 80019c4:	332c      	adds	r3, #44	@ 0x2c
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	18cb      	adds	r3, r1, r3
 80019ca:	3304      	adds	r3, #4
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	b25b      	sxtb	r3, r3
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d001      	beq.n	80019d8 <to_prev_intersection+0x226>
 80019d4:	f000 fcd7 	bl	8002386 <to_prev_intersection+0xbd4>
            maze->bfs_loc[1] == maze->intersection_stack[maze->ISLen - 1][1])
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	2394      	movs	r3, #148	@ 0x94
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	56d2      	ldrsb	r2, [r2, r3]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	21c0      	movs	r1, #192	@ 0xc0
 80019e4:	565b      	ldrsb	r3, [r3, r1]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	205d      	movs	r0, #93	@ 0x5d
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	18cb      	adds	r3, r1, r3
 80019f0:	181b      	adds	r3, r3, r0
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b25b      	sxtb	r3, r3
        if (maze->bfs_loc[0] == maze->intersection_stack[maze->ISLen - 1][0] &&
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d001      	beq.n	80019fe <to_prev_intersection+0x24c>
 80019fa:	f000 fcc4 	bl	8002386 <to_prev_intersection+0xbd4>
        {
            // build path from current cell to intersection using bfs_parent
            int8_t path[path_len][2];
            int8_t plen = 0;
 80019fe:	2345      	movs	r3, #69	@ 0x45
 8001a00:	18fb      	adds	r3, r7, r3
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]

            // start from target (intersection) and walk parents back to start
            int8_t tx = maze->intersection_stack[maze->ISLen - 1][0];
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	22c0      	movs	r2, #192	@ 0xc0
 8001a0a:	569b      	ldrsb	r3, [r3, r2]
 8001a0c:	1e5a      	subs	r2, r3, #1
 8001a0e:	2344      	movs	r3, #68	@ 0x44
 8001a10:	18fb      	adds	r3, r7, r3
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	322c      	adds	r2, #44	@ 0x2c
 8001a16:	0052      	lsls	r2, r2, #1
 8001a18:	188a      	adds	r2, r1, r2
 8001a1a:	3204      	adds	r2, #4
 8001a1c:	7812      	ldrb	r2, [r2, #0]
 8001a1e:	701a      	strb	r2, [r3, #0]
            int8_t ty = maze->intersection_stack[maze->ISLen - 1][1];
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	22c0      	movs	r2, #192	@ 0xc0
 8001a24:	569b      	ldrsb	r3, [r3, r2]
 8001a26:	1e5a      	subs	r2, r3, #1
 8001a28:	2343      	movs	r3, #67	@ 0x43
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	205d      	movs	r0, #93	@ 0x5d
 8001a30:	0052      	lsls	r2, r2, #1
 8001a32:	188a      	adds	r2, r1, r2
 8001a34:	1812      	adds	r2, r2, r0
 8001a36:	7812      	ldrb	r2, [r2, #0]
 8001a38:	701a      	strb	r2, [r3, #0]
            int8_t aborted = 0;
 8001a3a:	2342      	movs	r3, #66	@ 0x42
 8001a3c:	18fb      	adds	r3, r7, r3
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
            while (!(tx == maze->curr_cell[0] && ty == maze->curr_cell[1]))
 8001a42:	e073      	b.n	8001b2c <to_prev_intersection+0x37a>
            {
                path[plen][0] = tx;
 8001a44:	2045      	movs	r0, #69	@ 0x45
 8001a46:	183b      	adds	r3, r7, r0
 8001a48:	2200      	movs	r2, #0
 8001a4a:	569a      	ldrsb	r2, [r3, r2]
 8001a4c:	250c      	movs	r5, #12
 8001a4e:	197b      	adds	r3, r7, r5
 8001a50:	0052      	lsls	r2, r2, #1
 8001a52:	2444      	movs	r4, #68	@ 0x44
 8001a54:	1939      	adds	r1, r7, r4
 8001a56:	7809      	ldrb	r1, [r1, #0]
 8001a58:	54d1      	strb	r1, [r2, r3]
                path[plen][1] = ty;
 8001a5a:	0001      	movs	r1, r0
 8001a5c:	187b      	adds	r3, r7, r1
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	b25b      	sxtb	r3, r3
 8001a62:	197a      	adds	r2, r7, r5
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	18d3      	adds	r3, r2, r3
 8001a68:	3301      	adds	r3, #1
 8001a6a:	2043      	movs	r0, #67	@ 0x43
 8001a6c:	183a      	adds	r2, r7, r0
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	701a      	strb	r2, [r3, #0]
                plen++;
 8001a72:	187b      	adds	r3, r7, r1
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	b25b      	sxtb	r3, r3
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	187b      	adds	r3, r7, r1
 8001a80:	701a      	strb	r2, [r3, #0]
                int8_t px = maze->cells[tx][ty].bfs_parent[0];
 8001a82:	0025      	movs	r5, r4
 8001a84:	193b      	adds	r3, r7, r4
 8001a86:	2100      	movs	r1, #0
 8001a88:	5659      	ldrsb	r1, [r3, r1]
 8001a8a:	0006      	movs	r6, r0
 8001a8c:	183b      	adds	r3, r7, r0
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	222f      	movs	r2, #47	@ 0x2f
 8001a94:	18b8      	adds	r0, r7, r2
 8001a96:	687c      	ldr	r4, [r7, #4]
 8001a98:	001a      	movs	r2, r3
 8001a9a:	00d2      	lsls	r2, r2, #3
 8001a9c:	18d2      	adds	r2, r2, r3
 8001a9e:	000b      	movs	r3, r1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	185b      	adds	r3, r3, r1
 8001aa4:	00d9      	lsls	r1, r3, #3
 8001aa6:	185b      	adds	r3, r3, r1
 8001aa8:	18d3      	adds	r3, r2, r3
 8001aaa:	18e3      	adds	r3, r4, r3
 8001aac:	3306      	adds	r3, #6
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	7003      	strb	r3, [r0, #0]
                int8_t py = maze->cells[tx][ty].bfs_parent[1];
 8001ab2:	197b      	adds	r3, r7, r5
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	5659      	ldrsb	r1, [r3, r1]
 8001ab8:	19bb      	adds	r3, r7, r6
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	252e      	movs	r5, #46	@ 0x2e
 8001ac0:	1978      	adds	r0, r7, r5
 8001ac2:	687c      	ldr	r4, [r7, #4]
 8001ac4:	001a      	movs	r2, r3
 8001ac6:	00d2      	lsls	r2, r2, #3
 8001ac8:	18d2      	adds	r2, r2, r3
 8001aca:	000b      	movs	r3, r1
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	185b      	adds	r3, r3, r1
 8001ad0:	00d9      	lsls	r1, r3, #3
 8001ad2:	185b      	adds	r3, r3, r1
 8001ad4:	18d3      	adds	r3, r2, r3
 8001ad6:	18e3      	adds	r3, r4, r3
 8001ad8:	3307      	adds	r3, #7
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	7003      	strb	r3, [r0, #0]
                // safety: if parent not set, abort
                if (px == -1 && py == -1)
 8001ade:	222f      	movs	r2, #47	@ 0x2f
 8001ae0:	18bb      	adds	r3, r7, r2
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	d109      	bne.n	8001afe <to_prev_intersection+0x34c>
 8001aea:	197b      	adds	r3, r7, r5
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	3301      	adds	r3, #1
 8001af2:	d104      	bne.n	8001afe <to_prev_intersection+0x34c>
                {
                    //log("bfs parent missing, aborting");
                    aborted = 1;
 8001af4:	2342      	movs	r3, #66	@ 0x42
 8001af6:	18fb      	adds	r3, r7, r3
 8001af8:	2201      	movs	r2, #1
 8001afa:	701a      	strb	r2, [r3, #0]
                    break;
 8001afc:	e02a      	b.n	8001b54 <to_prev_intersection+0x3a2>
                }
                tx = px;
 8001afe:	2344      	movs	r3, #68	@ 0x44
 8001b00:	18fb      	adds	r3, r7, r3
 8001b02:	222f      	movs	r2, #47	@ 0x2f
 8001b04:	18ba      	adds	r2, r7, r2
 8001b06:	7812      	ldrb	r2, [r2, #0]
 8001b08:	701a      	strb	r2, [r3, #0]
                ty = py;
 8001b0a:	2343      	movs	r3, #67	@ 0x43
 8001b0c:	18fb      	adds	r3, r7, r3
 8001b0e:	222e      	movs	r2, #46	@ 0x2e
 8001b10:	18ba      	adds	r2, r7, r2
 8001b12:	7812      	ldrb	r2, [r2, #0]
 8001b14:	701a      	strb	r2, [r3, #0]
                // avoid overflow
                if (plen >= path_len)
 8001b16:	2345      	movs	r3, #69	@ 0x45
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	b25b      	sxtb	r3, r3
 8001b1e:	2b09      	cmp	r3, #9
 8001b20:	dd04      	ble.n	8001b2c <to_prev_intersection+0x37a>
                {
                    aborted = 1;
 8001b22:	2342      	movs	r3, #66	@ 0x42
 8001b24:	18fb      	adds	r3, r7, r3
 8001b26:	2201      	movs	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
                    break;
 8001b2a:	e013      	b.n	8001b54 <to_prev_intersection+0x3a2>
            while (!(tx == maze->curr_cell[0] && ty == maze->curr_cell[1]))
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2251      	movs	r2, #81	@ 0x51
 8001b30:	569b      	ldrsb	r3, [r3, r2]
 8001b32:	2244      	movs	r2, #68	@ 0x44
 8001b34:	18ba      	adds	r2, r7, r2
 8001b36:	7812      	ldrb	r2, [r2, #0]
 8001b38:	b252      	sxtb	r2, r2
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d000      	beq.n	8001b40 <to_prev_intersection+0x38e>
 8001b3e:	e781      	b.n	8001a44 <to_prev_intersection+0x292>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2252      	movs	r2, #82	@ 0x52
 8001b44:	569b      	ldrsb	r3, [r3, r2]
 8001b46:	2243      	movs	r2, #67	@ 0x43
 8001b48:	18ba      	adds	r2, r7, r2
 8001b4a:	7812      	ldrb	r2, [r2, #0]
 8001b4c:	b252      	sxtb	r2, r2
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d000      	beq.n	8001b54 <to_prev_intersection+0x3a2>
 8001b52:	e777      	b.n	8001a44 <to_prev_intersection+0x292>
                }
            }

            if (aborted)
 8001b54:	2342      	movs	r3, #66	@ 0x42
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	b25b      	sxtb	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d02d      	beq.n	8001bbc <to_prev_intersection+0x40a>
            {
                // cleanup and return without moving
                for (int i = 0; i < 16; i++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b64:	e01b      	b.n	8001b9e <to_prev_intersection+0x3ec>
                    for (int j = 0; j < 16; j++)
 8001b66:	2300      	movs	r3, #0
 8001b68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b6a:	e012      	b.n	8001b92 <to_prev_intersection+0x3e0>
                        maze->cells[i][j].bfs_visited = 0;
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b72:	001a      	movs	r2, r3
 8001b74:	00d2      	lsls	r2, r2, #3
 8001b76:	18d2      	adds	r2, r2, r3
 8001b78:	000b      	movs	r3, r1
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	185b      	adds	r3, r3, r1
 8001b7e:	00d9      	lsls	r1, r3, #3
 8001b80:	185b      	adds	r3, r3, r1
 8001b82:	18d3      	adds	r3, r2, r3
 8001b84:	18c3      	adds	r3, r0, r3
 8001b86:	3305      	adds	r3, #5
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
                    for (int j = 0; j < 16; j++)
 8001b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b8e:	3301      	adds	r3, #1
 8001b90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b94:	2b0f      	cmp	r3, #15
 8001b96:	dde9      	ble.n	8001b6c <to_prev_intersection+0x3ba>
                for (int i = 0; i < 16; i++)
 8001b98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ba0:	2b0f      	cmp	r3, #15
 8001ba2:	dde0      	ble.n	8001b66 <to_prev_intersection+0x3b4>
                maze->q_f = -1;
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	2393      	movs	r3, #147	@ 0x93
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	21ff      	movs	r1, #255	@ 0xff
 8001bac:	54d1      	strb	r1, [r2, r3]
                maze->q_r = -1;
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	2326      	movs	r3, #38	@ 0x26
 8001bb2:	33ff      	adds	r3, #255	@ 0xff
 8001bb4:	21ff      	movs	r1, #255	@ 0xff
 8001bb6:	54d1      	strb	r1, [r2, r3]
                return;
 8001bb8:	f000 feea 	bl	8002990 <to_prev_intersection+0x11de>
            }

            // finally add the starting cell
            path[plen][0] = maze->curr_cell[0];
 8001bbc:	2045      	movs	r0, #69	@ 0x45
 8001bbe:	183b      	adds	r3, r7, r0
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	569a      	ldrsb	r2, [r3, r2]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2151      	movs	r1, #81	@ 0x51
 8001bc8:	5659      	ldrsb	r1, [r3, r1]
 8001bca:	240c      	movs	r4, #12
 8001bcc:	193b      	adds	r3, r7, r4
 8001bce:	0052      	lsls	r2, r2, #1
 8001bd0:	54d1      	strb	r1, [r2, r3]
            path[plen][1] = maze->curr_cell[1];
 8001bd2:	183b      	adds	r3, r7, r0
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	b25b      	sxtb	r3, r3
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	2152      	movs	r1, #82	@ 0x52
 8001bdc:	5651      	ldrsb	r1, [r2, r1]
 8001bde:	193a      	adds	r2, r7, r4
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	18d3      	adds	r3, r2, r3
 8001be4:	3301      	adds	r3, #1
 8001be6:	1c0a      	adds	r2, r1, #0
 8001be8:	701a      	strb	r2, [r3, #0]
            plen++;
 8001bea:	183b      	adds	r3, r7, r0
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	b25b      	sxtb	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	183b      	adds	r3, r7, r0
 8001bf8:	701a      	strb	r2, [r3, #0]

            // path currently: [target, ..., start] -> reverse to [start, ..., target]
            for (int8_t i = 0; i < plen / 2; i++)
 8001bfa:	2337      	movs	r3, #55	@ 0x37
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
 8001c02:	e060      	b.n	8001cc6 <to_prev_intersection+0x514>
            {
                int tx0 = path[i][0];
 8001c04:	2037      	movs	r0, #55	@ 0x37
 8001c06:	183b      	adds	r3, r7, r0
 8001c08:	2200      	movs	r2, #0
 8001c0a:	569a      	ldrsb	r2, [r3, r2]
 8001c0c:	240c      	movs	r4, #12
 8001c0e:	193b      	adds	r3, r7, r4
 8001c10:	0052      	lsls	r2, r2, #1
 8001c12:	56d3      	ldrsb	r3, [r2, r3]
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
                int ty0 = path[i][1];
 8001c16:	183b      	adds	r3, r7, r0
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	b25b      	sxtb	r3, r3
 8001c1c:	193a      	adds	r2, r7, r4
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	18d3      	adds	r3, r2, r3
 8001c22:	3301      	adds	r3, #1
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	b25b      	sxtb	r3, r3
 8001c28:	623b      	str	r3, [r7, #32]
                path[i][0] = path[plen - 1 - i][0];
 8001c2a:	2545      	movs	r5, #69	@ 0x45
 8001c2c:	197b      	adds	r3, r7, r5
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	1e5a      	subs	r2, r3, #1
 8001c34:	183b      	adds	r3, r7, r0
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	b25b      	sxtb	r3, r3
 8001c3a:	1ad1      	subs	r1, r2, r3
 8001c3c:	183b      	adds	r3, r7, r0
 8001c3e:	2200      	movs	r2, #0
 8001c40:	569a      	ldrsb	r2, [r3, r2]
 8001c42:	193b      	adds	r3, r7, r4
 8001c44:	0049      	lsls	r1, r1, #1
 8001c46:	56c9      	ldrsb	r1, [r1, r3]
 8001c48:	193b      	adds	r3, r7, r4
 8001c4a:	0052      	lsls	r2, r2, #1
 8001c4c:	54d1      	strb	r1, [r2, r3]
                path[i][1] = path[plen - 1 - i][1];
 8001c4e:	197b      	adds	r3, r7, r5
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	1e5a      	subs	r2, r3, #1
 8001c56:	183b      	adds	r3, r7, r0
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	1ad2      	subs	r2, r2, r3
 8001c5e:	183b      	adds	r3, r7, r0
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	1939      	adds	r1, r7, r4
 8001c66:	0052      	lsls	r2, r2, #1
 8001c68:	188a      	adds	r2, r1, r2
 8001c6a:	3201      	adds	r2, #1
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	5651      	ldrsb	r1, [r2, r1]
 8001c70:	193a      	adds	r2, r7, r4
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	18d3      	adds	r3, r2, r3
 8001c76:	3301      	adds	r3, #1
 8001c78:	1c0a      	adds	r2, r1, #0
 8001c7a:	701a      	strb	r2, [r3, #0]
                path[plen - 1 - i][0] = tx0;
 8001c7c:	197b      	adds	r3, r7, r5
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	b25b      	sxtb	r3, r3
 8001c82:	1e5a      	subs	r2, r3, #1
 8001c84:	183b      	adds	r3, r7, r0
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	1ad2      	subs	r2, r2, r3
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8e:	b259      	sxtb	r1, r3
 8001c90:	193b      	adds	r3, r7, r4
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	54d1      	strb	r1, [r2, r3]
                path[plen - 1 - i][1] = ty0;
 8001c96:	197b      	adds	r3, r7, r5
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b25b      	sxtb	r3, r3
 8001c9c:	1e5a      	subs	r2, r3, #1
 8001c9e:	183b      	adds	r3, r7, r0
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	6a3a      	ldr	r2, [r7, #32]
 8001ca8:	b251      	sxtb	r1, r2
 8001caa:	193a      	adds	r2, r7, r4
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	18d3      	adds	r3, r2, r3
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	1c0a      	adds	r2, r1, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
            for (int8_t i = 0; i < plen / 2; i++)
 8001cb6:	183b      	adds	r3, r7, r0
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	183b      	adds	r3, r7, r0
 8001cc4:	701a      	strb	r2, [r3, #0]
 8001cc6:	2345      	movs	r3, #69	@ 0x45
 8001cc8:	18fb      	adds	r3, r7, r3
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	b25b      	sxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	da00      	bge.n	8001cd4 <to_prev_intersection+0x522>
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	105b      	asrs	r3, r3, #1
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	2237      	movs	r2, #55	@ 0x37
 8001cda:	18ba      	adds	r2, r7, r2
 8001cdc:	7812      	ldrb	r2, [r2, #0]
 8001cde:	b252      	sxtb	r2, r2
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	db8f      	blt.n	8001c04 <to_prev_intersection+0x452>
            }

            // follow path from current -> intersection
            for (int8_t i = 1; i < plen; i++)
 8001ce4:	2336      	movs	r3, #54	@ 0x36
 8001ce6:	18fb      	adds	r3, r7, r3
 8001ce8:	2201      	movs	r2, #1
 8001cea:	701a      	strb	r2, [r3, #0]
 8001cec:	e1e3      	b.n	80020b6 <to_prev_intersection+0x904>
            {
                int8_t sx = path[i - 1][0];
 8001cee:	2036      	movs	r0, #54	@ 0x36
 8001cf0:	183b      	adds	r3, r7, r0
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	b25b      	sxtb	r3, r3
 8001cf6:	1e59      	subs	r1, r3, #1
 8001cf8:	252d      	movs	r5, #45	@ 0x2d
 8001cfa:	197b      	adds	r3, r7, r5
 8001cfc:	240c      	movs	r4, #12
 8001cfe:	193a      	adds	r2, r7, r4
 8001d00:	0049      	lsls	r1, r1, #1
 8001d02:	5c8a      	ldrb	r2, [r1, r2]
 8001d04:	701a      	strb	r2, [r3, #0]
                int8_t sy = path[i - 1][1];
 8001d06:	183b      	adds	r3, r7, r0
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	b25b      	sxtb	r3, r3
 8001d0c:	1e5a      	subs	r2, r3, #1
 8001d0e:	262c      	movs	r6, #44	@ 0x2c
 8001d10:	19bb      	adds	r3, r7, r6
 8001d12:	1939      	adds	r1, r7, r4
 8001d14:	0052      	lsls	r2, r2, #1
 8001d16:	188a      	adds	r2, r1, r2
 8001d18:	3201      	adds	r2, #1
 8001d1a:	7812      	ldrb	r2, [r2, #0]
 8001d1c:	701a      	strb	r2, [r3, #0]
                int8_t dx = path[i][0];
 8001d1e:	183b      	adds	r3, r7, r0
 8001d20:	2100      	movs	r1, #0
 8001d22:	5659      	ldrsb	r1, [r3, r1]
 8001d24:	232b      	movs	r3, #43	@ 0x2b
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	193a      	adds	r2, r7, r4
 8001d2a:	0049      	lsls	r1, r1, #1
 8001d2c:	5c8a      	ldrb	r2, [r1, r2]
 8001d2e:	701a      	strb	r2, [r3, #0]
                int8_t dy = path[i][1];
 8001d30:	183b      	adds	r3, r7, r0
 8001d32:	2200      	movs	r2, #0
 8001d34:	569a      	ldrsb	r2, [r3, r2]
 8001d36:	202a      	movs	r0, #42	@ 0x2a
 8001d38:	183b      	adds	r3, r7, r0
 8001d3a:	1939      	adds	r1, r7, r4
 8001d3c:	0052      	lsls	r2, r2, #1
 8001d3e:	188a      	adds	r2, r1, r2
 8001d40:	3201      	adds	r2, #1
 8001d42:	7812      	ldrb	r2, [r2, #0]
 8001d44:	701a      	strb	r2, [r3, #0]

                // determine required absolute direction
                char need = 'N';
 8001d46:	2135      	movs	r1, #53	@ 0x35
 8001d48:	187b      	adds	r3, r7, r1
 8001d4a:	224e      	movs	r2, #78	@ 0x4e
 8001d4c:	701a      	strb	r2, [r3, #0]
                if (dx == sx && dy == sy + 1)
 8001d4e:	232b      	movs	r3, #43	@ 0x2b
 8001d50:	18fa      	adds	r2, r7, r3
 8001d52:	197b      	adds	r3, r7, r5
 8001d54:	7812      	ldrb	r2, [r2, #0]
 8001d56:	b252      	sxtb	r2, r2
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	b25b      	sxtb	r3, r3
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d10c      	bne.n	8001d7a <to_prev_intersection+0x5c8>
 8001d60:	183b      	adds	r3, r7, r0
 8001d62:	2200      	movs	r2, #0
 8001d64:	569a      	ldrsb	r2, [r3, r2]
 8001d66:	19bb      	adds	r3, r7, r6
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	b25b      	sxtb	r3, r3
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d103      	bne.n	8001d7a <to_prev_intersection+0x5c8>
                    need = 'N';
 8001d72:	187b      	adds	r3, r7, r1
 8001d74:	224e      	movs	r2, #78	@ 0x4e
 8001d76:	701a      	strb	r2, [r3, #0]
 8001d78:	e04c      	b.n	8001e14 <to_prev_intersection+0x662>
                else if (dx == sx + 1 && dy == sy)
 8001d7a:	232b      	movs	r3, #43	@ 0x2b
 8001d7c:	18fb      	adds	r3, r7, r3
 8001d7e:	2200      	movs	r2, #0
 8001d80:	569a      	ldrsb	r2, [r3, r2]
 8001d82:	232d      	movs	r3, #45	@ 0x2d
 8001d84:	18fb      	adds	r3, r7, r3
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d10e      	bne.n	8001dae <to_prev_intersection+0x5fc>
 8001d90:	232a      	movs	r3, #42	@ 0x2a
 8001d92:	18fa      	adds	r2, r7, r3
 8001d94:	232c      	movs	r3, #44	@ 0x2c
 8001d96:	18fb      	adds	r3, r7, r3
 8001d98:	7812      	ldrb	r2, [r2, #0]
 8001d9a:	b252      	sxtb	r2, r2
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	b25b      	sxtb	r3, r3
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d104      	bne.n	8001dae <to_prev_intersection+0x5fc>
                    need = 'E';
 8001da4:	2335      	movs	r3, #53	@ 0x35
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	2245      	movs	r2, #69	@ 0x45
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	e032      	b.n	8001e14 <to_prev_intersection+0x662>
                else if (dx == sx && dy == sy - 1)
 8001dae:	232b      	movs	r3, #43	@ 0x2b
 8001db0:	18fa      	adds	r2, r7, r3
 8001db2:	232d      	movs	r3, #45	@ 0x2d
 8001db4:	18fb      	adds	r3, r7, r3
 8001db6:	7812      	ldrb	r2, [r2, #0]
 8001db8:	b252      	sxtb	r2, r2
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	b25b      	sxtb	r3, r3
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d10f      	bne.n	8001de2 <to_prev_intersection+0x630>
 8001dc2:	232a      	movs	r3, #42	@ 0x2a
 8001dc4:	18fb      	adds	r3, r7, r3
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	569a      	ldrsb	r2, [r3, r2]
 8001dca:	232c      	movs	r3, #44	@ 0x2c
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	b25b      	sxtb	r3, r3
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d104      	bne.n	8001de2 <to_prev_intersection+0x630>
                    need = 'S';
 8001dd8:	2335      	movs	r3, #53	@ 0x35
 8001dda:	18fb      	adds	r3, r7, r3
 8001ddc:	2253      	movs	r2, #83	@ 0x53
 8001dde:	701a      	strb	r2, [r3, #0]
 8001de0:	e018      	b.n	8001e14 <to_prev_intersection+0x662>
                else if (dx == sx - 1 && dy == sy)
 8001de2:	232b      	movs	r3, #43	@ 0x2b
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	2200      	movs	r2, #0
 8001de8:	569a      	ldrsb	r2, [r3, r2]
 8001dea:	232d      	movs	r3, #45	@ 0x2d
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	b25b      	sxtb	r3, r3
 8001df2:	3b01      	subs	r3, #1
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d10d      	bne.n	8001e14 <to_prev_intersection+0x662>
 8001df8:	232a      	movs	r3, #42	@ 0x2a
 8001dfa:	18fa      	adds	r2, r7, r3
 8001dfc:	232c      	movs	r3, #44	@ 0x2c
 8001dfe:	18fb      	adds	r3, r7, r3
 8001e00:	7812      	ldrb	r2, [r2, #0]
 8001e02:	b252      	sxtb	r2, r2
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	b25b      	sxtb	r3, r3
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d103      	bne.n	8001e14 <to_prev_intersection+0x662>
                    need = 'W';
 8001e0c:	2335      	movs	r3, #53	@ 0x35
 8001e0e:	18fb      	adds	r3, r7, r3
 8001e10:	2257      	movs	r2, #87	@ 0x57
 8001e12:	701a      	strb	r2, [r3, #0]

                // verify that planned step is not blocked by a wall in the map
                int8_t blocked = 0;
 8001e14:	2434      	movs	r4, #52	@ 0x34
 8001e16:	193b      	adds	r3, r7, r4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
                if (need == 'N' && maze->cells[sx][sy].wallFront)
 8001e1c:	2335      	movs	r3, #53	@ 0x35
 8001e1e:	18fb      	adds	r3, r7, r3
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b4e      	cmp	r3, #78	@ 0x4e
 8001e24:	d119      	bne.n	8001e5a <to_prev_intersection+0x6a8>
 8001e26:	232d      	movs	r3, #45	@ 0x2d
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	5659      	ldrsb	r1, [r3, r1]
 8001e2e:	232c      	movs	r3, #44	@ 0x2c
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	b25b      	sxtb	r3, r3
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	001a      	movs	r2, r3
 8001e3a:	00d2      	lsls	r2, r2, #3
 8001e3c:	18d2      	adds	r2, r2, r3
 8001e3e:	000b      	movs	r3, r1
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	185b      	adds	r3, r3, r1
 8001e44:	00d9      	lsls	r1, r3, #3
 8001e46:	185b      	adds	r3, r3, r1
 8001e48:	18d3      	adds	r3, r2, r3
 8001e4a:	18c3      	adds	r3, r0, r3
 8001e4c:	3302      	adds	r3, #2
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d002      	beq.n	8001e5a <to_prev_intersection+0x6a8>
                    blocked = 1;
 8001e54:	193b      	adds	r3, r7, r4
 8001e56:	2201      	movs	r2, #1
 8001e58:	701a      	strb	r2, [r3, #0]
                if (need == 'E' && maze->cells[sx][sy].wallRight)
 8001e5a:	2335      	movs	r3, #53	@ 0x35
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b45      	cmp	r3, #69	@ 0x45
 8001e62:	d11a      	bne.n	8001e9a <to_prev_intersection+0x6e8>
 8001e64:	232d      	movs	r3, #45	@ 0x2d
 8001e66:	18fb      	adds	r3, r7, r3
 8001e68:	2100      	movs	r1, #0
 8001e6a:	5659      	ldrsb	r1, [r3, r1]
 8001e6c:	232c      	movs	r3, #44	@ 0x2c
 8001e6e:	18fb      	adds	r3, r7, r3
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	b25b      	sxtb	r3, r3
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	001a      	movs	r2, r3
 8001e78:	00d2      	lsls	r2, r2, #3
 8001e7a:	18d2      	adds	r2, r2, r3
 8001e7c:	000b      	movs	r3, r1
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	185b      	adds	r3, r3, r1
 8001e82:	00d9      	lsls	r1, r3, #3
 8001e84:	185b      	adds	r3, r3, r1
 8001e86:	18d3      	adds	r3, r2, r3
 8001e88:	18c3      	adds	r3, r0, r3
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <to_prev_intersection+0x6e8>
                    blocked = 1;
 8001e92:	2334      	movs	r3, #52	@ 0x34
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	2201      	movs	r2, #1
 8001e98:	701a      	strb	r2, [r3, #0]
                if (need == 'S' && maze->cells[sx][sy].wallBack)
 8001e9a:	2335      	movs	r3, #53	@ 0x35
 8001e9c:	18fb      	adds	r3, r7, r3
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b53      	cmp	r3, #83	@ 0x53
 8001ea2:	d11a      	bne.n	8001eda <to_prev_intersection+0x728>
 8001ea4:	232d      	movs	r3, #45	@ 0x2d
 8001ea6:	18fb      	adds	r3, r7, r3
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	5659      	ldrsb	r1, [r3, r1]
 8001eac:	232c      	movs	r3, #44	@ 0x2c
 8001eae:	18fb      	adds	r3, r7, r3
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	b25b      	sxtb	r3, r3
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	001a      	movs	r2, r3
 8001eb8:	00d2      	lsls	r2, r2, #3
 8001eba:	18d2      	adds	r2, r2, r3
 8001ebc:	000b      	movs	r3, r1
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	185b      	adds	r3, r3, r1
 8001ec2:	00d9      	lsls	r1, r3, #3
 8001ec4:	185b      	adds	r3, r3, r1
 8001ec6:	18d3      	adds	r3, r2, r3
 8001ec8:	18c3      	adds	r3, r0, r3
 8001eca:	3303      	adds	r3, #3
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <to_prev_intersection+0x728>
                    blocked = 1;
 8001ed2:	2334      	movs	r3, #52	@ 0x34
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	701a      	strb	r2, [r3, #0]
                if (need == 'W' && maze->cells[sx][sy].wallLeft)
 8001eda:	2335      	movs	r3, #53	@ 0x35
 8001edc:	18fb      	adds	r3, r7, r3
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b57      	cmp	r3, #87	@ 0x57
 8001ee2:	d118      	bne.n	8001f16 <to_prev_intersection+0x764>
 8001ee4:	232d      	movs	r3, #45	@ 0x2d
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	2100      	movs	r1, #0
 8001eea:	5659      	ldrsb	r1, [r3, r1]
 8001eec:	232c      	movs	r3, #44	@ 0x2c
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	b25b      	sxtb	r3, r3
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	001a      	movs	r2, r3
 8001ef8:	00d2      	lsls	r2, r2, #3
 8001efa:	18d2      	adds	r2, r2, r3
 8001efc:	000b      	movs	r3, r1
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	185b      	adds	r3, r3, r1
 8001f02:	00d9      	lsls	r1, r3, #3
 8001f04:	185b      	adds	r3, r3, r1
 8001f06:	18d3      	adds	r3, r2, r3
 8001f08:	5c1b      	ldrb	r3, [r3, r0]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <to_prev_intersection+0x764>
                    blocked = 1;
 8001f0e:	2334      	movs	r3, #52	@ 0x34
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	2201      	movs	r2, #1
 8001f14:	701a      	strb	r2, [r3, #0]
                if (blocked==1)
 8001f16:	2334      	movs	r3, #52	@ 0x34
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	b25b      	sxtb	r3, r3
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d148      	bne.n	8001fb4 <to_prev_intersection+0x802>
                {
                    // cleanup and abort
                    for (int8_t ii = 0; ii < 16; ii++)
 8001f22:	2333      	movs	r3, #51	@ 0x33
 8001f24:	18fb      	adds	r3, r7, r3
 8001f26:	2200      	movs	r2, #0
 8001f28:	701a      	strb	r2, [r3, #0]
 8001f2a:	e031      	b.n	8001f90 <to_prev_intersection+0x7de>
                        for (int8_t jj = 0; jj < 16; jj++)
 8001f2c:	2332      	movs	r3, #50	@ 0x32
 8001f2e:	18fb      	adds	r3, r7, r3
 8001f30:	2200      	movs	r2, #0
 8001f32:	701a      	strb	r2, [r3, #0]
 8001f34:	e01d      	b.n	8001f72 <to_prev_intersection+0x7c0>
                            maze->cells[ii][jj].bfs_visited = 0;
 8001f36:	2333      	movs	r3, #51	@ 0x33
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	5659      	ldrsb	r1, [r3, r1]
 8001f3e:	2432      	movs	r4, #50	@ 0x32
 8001f40:	193b      	adds	r3, r7, r4
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	b25b      	sxtb	r3, r3
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	001a      	movs	r2, r3
 8001f4a:	00d2      	lsls	r2, r2, #3
 8001f4c:	18d2      	adds	r2, r2, r3
 8001f4e:	000b      	movs	r3, r1
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	185b      	adds	r3, r3, r1
 8001f54:	00d9      	lsls	r1, r3, #3
 8001f56:	185b      	adds	r3, r3, r1
 8001f58:	18d3      	adds	r3, r2, r3
 8001f5a:	18c3      	adds	r3, r0, r3
 8001f5c:	3305      	adds	r3, #5
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
                        for (int8_t jj = 0; jj < 16; jj++)
 8001f62:	193b      	adds	r3, r7, r4
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	b25b      	sxtb	r3, r3
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	193b      	adds	r3, r7, r4
 8001f70:	701a      	strb	r2, [r3, #0]
 8001f72:	2332      	movs	r3, #50	@ 0x32
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	b25b      	sxtb	r3, r3
 8001f7a:	2b0f      	cmp	r3, #15
 8001f7c:	dddb      	ble.n	8001f36 <to_prev_intersection+0x784>
                    for (int8_t ii = 0; ii < 16; ii++)
 8001f7e:	2133      	movs	r1, #51	@ 0x33
 8001f80:	187b      	adds	r3, r7, r1
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	b25b      	sxtb	r3, r3
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	3301      	adds	r3, #1
 8001f8a:	b2da      	uxtb	r2, r3
 8001f8c:	187b      	adds	r3, r7, r1
 8001f8e:	701a      	strb	r2, [r3, #0]
 8001f90:	2333      	movs	r3, #51	@ 0x33
 8001f92:	18fb      	adds	r3, r7, r3
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	2b0f      	cmp	r3, #15
 8001f9a:	ddc7      	ble.n	8001f2c <to_prev_intersection+0x77a>
                    maze->q_f = -1;
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	2393      	movs	r3, #147	@ 0x93
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	21ff      	movs	r1, #255	@ 0xff
 8001fa4:	54d1      	strb	r1, [r2, r3]
                    maze->q_r = -1;
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	2326      	movs	r3, #38	@ 0x26
 8001faa:	33ff      	adds	r3, #255	@ 0xff
 8001fac:	21ff      	movs	r1, #255	@ 0xff
 8001fae:	54d1      	strb	r1, [r2, r3]
                    return;
 8001fb0:	f000 fcee 	bl	8002990 <to_prev_intersection+0x11de>
                }

                // turn to required direction using minimal turns
                if (maze->orient == need)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	225b      	movs	r2, #91	@ 0x5b
 8001fb8:	5c9b      	ldrb	r3, [r3, r2]
 8001fba:	2135      	movs	r1, #53	@ 0x35
 8001fbc:	187a      	adds	r2, r7, r1
 8001fbe:	7812      	ldrb	r2, [r2, #0]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d100      	bne.n	8001fc6 <to_prev_intersection+0x814>
 8001fc4:	e068      	b.n	8002098 <to_prev_intersection+0x8e6>
                {
                    // nothing
                }
                else if ((maze->orient == 'N' && need == 'S') || (maze->orient == 'S' && need == 'N') ||
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	225b      	movs	r2, #91	@ 0x5b
 8001fca:	5c9b      	ldrb	r3, [r3, r2]
 8001fcc:	2b4e      	cmp	r3, #78	@ 0x4e
 8001fce:	d103      	bne.n	8001fd8 <to_prev_intersection+0x826>
 8001fd0:	187b      	adds	r3, r7, r1
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b53      	cmp	r3, #83	@ 0x53
 8001fd6:	d01d      	beq.n	8002014 <to_prev_intersection+0x862>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	225b      	movs	r2, #91	@ 0x5b
 8001fdc:	5c9b      	ldrb	r3, [r3, r2]
 8001fde:	2b53      	cmp	r3, #83	@ 0x53
 8001fe0:	d104      	bne.n	8001fec <to_prev_intersection+0x83a>
 8001fe2:	2335      	movs	r3, #53	@ 0x35
 8001fe4:	18fb      	adds	r3, r7, r3
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b4e      	cmp	r3, #78	@ 0x4e
 8001fea:	d013      	beq.n	8002014 <to_prev_intersection+0x862>
                         (maze->orient == 'E' && need == 'W') || (maze->orient == 'W' && need == 'E'))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	225b      	movs	r2, #91	@ 0x5b
 8001ff0:	5c9b      	ldrb	r3, [r3, r2]
                else if ((maze->orient == 'N' && need == 'S') || (maze->orient == 'S' && need == 'N') ||
 8001ff2:	2b45      	cmp	r3, #69	@ 0x45
 8001ff4:	d104      	bne.n	8002000 <to_prev_intersection+0x84e>
                         (maze->orient == 'E' && need == 'W') || (maze->orient == 'W' && need == 'E'))
 8001ff6:	2335      	movs	r3, #53	@ 0x35
 8001ff8:	18fb      	adds	r3, r7, r3
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b57      	cmp	r3, #87	@ 0x57
 8001ffe:	d009      	beq.n	8002014 <to_prev_intersection+0x862>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	225b      	movs	r2, #91	@ 0x5b
 8002004:	5c9b      	ldrb	r3, [r3, r2]
 8002006:	2b57      	cmp	r3, #87	@ 0x57
 8002008:	d111      	bne.n	800202e <to_prev_intersection+0x87c>
 800200a:	2335      	movs	r3, #53	@ 0x35
 800200c:	18fb      	adds	r3, r7, r3
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b45      	cmp	r3, #69	@ 0x45
 8002012:	d10c      	bne.n	800202e <to_prev_intersection+0x87c>
                {
                    turn_left(maze,sim_maze);
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0011      	movs	r1, r2
 800201a:	0018      	movs	r0, r3
 800201c:	f7ff fae8 	bl	80015f0 <turn_left>
                    turn_left(maze,sim_maze);
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	0011      	movs	r1, r2
 8002026:	0018      	movs	r0, r3
 8002028:	f7ff fae2 	bl	80015f0 <turn_left>
 800202c:	e034      	b.n	8002098 <to_prev_intersection+0x8e6>
                }
                else if ((maze->orient == 'N' && need == 'W') || (maze->orient == 'W' && need == 'S') ||
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	225b      	movs	r2, #91	@ 0x5b
 8002032:	5c9b      	ldrb	r3, [r3, r2]
 8002034:	2b4e      	cmp	r3, #78	@ 0x4e
 8002036:	d104      	bne.n	8002042 <to_prev_intersection+0x890>
 8002038:	2335      	movs	r3, #53	@ 0x35
 800203a:	18fb      	adds	r3, r7, r3
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	2b57      	cmp	r3, #87	@ 0x57
 8002040:	d01d      	beq.n	800207e <to_prev_intersection+0x8cc>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	225b      	movs	r2, #91	@ 0x5b
 8002046:	5c9b      	ldrb	r3, [r3, r2]
 8002048:	2b57      	cmp	r3, #87	@ 0x57
 800204a:	d104      	bne.n	8002056 <to_prev_intersection+0x8a4>
 800204c:	2335      	movs	r3, #53	@ 0x35
 800204e:	18fb      	adds	r3, r7, r3
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b53      	cmp	r3, #83	@ 0x53
 8002054:	d013      	beq.n	800207e <to_prev_intersection+0x8cc>
                         (maze->orient == 'S' && need == 'E') || (maze->orient == 'E' && need == 'N'))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	225b      	movs	r2, #91	@ 0x5b
 800205a:	5c9b      	ldrb	r3, [r3, r2]
                else if ((maze->orient == 'N' && need == 'W') || (maze->orient == 'W' && need == 'S') ||
 800205c:	2b53      	cmp	r3, #83	@ 0x53
 800205e:	d104      	bne.n	800206a <to_prev_intersection+0x8b8>
                         (maze->orient == 'S' && need == 'E') || (maze->orient == 'E' && need == 'N'))
 8002060:	2335      	movs	r3, #53	@ 0x35
 8002062:	18fb      	adds	r3, r7, r3
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b45      	cmp	r3, #69	@ 0x45
 8002068:	d009      	beq.n	800207e <to_prev_intersection+0x8cc>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	225b      	movs	r2, #91	@ 0x5b
 800206e:	5c9b      	ldrb	r3, [r3, r2]
 8002070:	2b45      	cmp	r3, #69	@ 0x45
 8002072:	d10b      	bne.n	800208c <to_prev_intersection+0x8da>
 8002074:	2335      	movs	r3, #53	@ 0x35
 8002076:	18fb      	adds	r3, r7, r3
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b4e      	cmp	r3, #78	@ 0x4e
 800207c:	d106      	bne.n	800208c <to_prev_intersection+0x8da>
                {
                    turn_left(maze,sim_maze);
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	0011      	movs	r1, r2
 8002084:	0018      	movs	r0, r3
 8002086:	f7ff fab3 	bl	80015f0 <turn_left>
 800208a:	e005      	b.n	8002098 <to_prev_intersection+0x8e6>
                }
                else
                {
                    turn_right(maze,sim_maze);
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	0011      	movs	r1, r2
 8002092:	0018      	movs	r0, r3
 8002094:	f7ff fae4 	bl	8001660 <turn_right>
                }

                // move forward one step
                move_forward(maze,sim_maze);
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	0011      	movs	r1, r2
 800209e:	0018      	movs	r0, r3
 80020a0:	f7ff fa56 	bl	8001550 <move_forward>
            for (int8_t i = 1; i < plen; i++)
 80020a4:	2136      	movs	r1, #54	@ 0x36
 80020a6:	187b      	adds	r3, r7, r1
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	3301      	adds	r3, #1
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	187b      	adds	r3, r7, r1
 80020b4:	701a      	strb	r2, [r3, #0]
 80020b6:	2336      	movs	r3, #54	@ 0x36
 80020b8:	18fa      	adds	r2, r7, r3
 80020ba:	2345      	movs	r3, #69	@ 0x45
 80020bc:	18fb      	adds	r3, r7, r3
 80020be:	7812      	ldrb	r2, [r2, #0]
 80020c0:	b252      	sxtb	r2, r2
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	b25b      	sxtb	r3, r3
 80020c6:	429a      	cmp	r2, r3
 80020c8:	da00      	bge.n	80020cc <to_prev_intersection+0x91a>
 80020ca:	e610      	b.n	8001cee <to_prev_intersection+0x53c>
            }

            // cleanup bfs_visited flags and queue pointers
            for (int8_t i = 0; i < 16; i++)
 80020cc:	2331      	movs	r3, #49	@ 0x31
 80020ce:	18fb      	adds	r3, r7, r3
 80020d0:	2200      	movs	r2, #0
 80020d2:	701a      	strb	r2, [r3, #0]
 80020d4:	e031      	b.n	800213a <to_prev_intersection+0x988>
                for (int8_t j = 0; j < 16; j++)
 80020d6:	2330      	movs	r3, #48	@ 0x30
 80020d8:	18fb      	adds	r3, r7, r3
 80020da:	2200      	movs	r2, #0
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	e01d      	b.n	800211c <to_prev_intersection+0x96a>
                    maze->cells[i][j].bfs_visited = 0;
 80020e0:	2331      	movs	r3, #49	@ 0x31
 80020e2:	18fb      	adds	r3, r7, r3
 80020e4:	2100      	movs	r1, #0
 80020e6:	5659      	ldrsb	r1, [r3, r1]
 80020e8:	2430      	movs	r4, #48	@ 0x30
 80020ea:	193b      	adds	r3, r7, r4
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	b25b      	sxtb	r3, r3
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	001a      	movs	r2, r3
 80020f4:	00d2      	lsls	r2, r2, #3
 80020f6:	18d2      	adds	r2, r2, r3
 80020f8:	000b      	movs	r3, r1
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	185b      	adds	r3, r3, r1
 80020fe:	00d9      	lsls	r1, r3, #3
 8002100:	185b      	adds	r3, r3, r1
 8002102:	18d3      	adds	r3, r2, r3
 8002104:	18c3      	adds	r3, r0, r3
 8002106:	3305      	adds	r3, #5
 8002108:	2200      	movs	r2, #0
 800210a:	701a      	strb	r2, [r3, #0]
                for (int8_t j = 0; j < 16; j++)
 800210c:	193b      	adds	r3, r7, r4
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	b25b      	sxtb	r3, r3
 8002112:	b2db      	uxtb	r3, r3
 8002114:	3301      	adds	r3, #1
 8002116:	b2da      	uxtb	r2, r3
 8002118:	193b      	adds	r3, r7, r4
 800211a:	701a      	strb	r2, [r3, #0]
 800211c:	2330      	movs	r3, #48	@ 0x30
 800211e:	18fb      	adds	r3, r7, r3
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	b25b      	sxtb	r3, r3
 8002124:	2b0f      	cmp	r3, #15
 8002126:	dddb      	ble.n	80020e0 <to_prev_intersection+0x92e>
            for (int8_t i = 0; i < 16; i++)
 8002128:	2131      	movs	r1, #49	@ 0x31
 800212a:	187b      	adds	r3, r7, r1
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	b25b      	sxtb	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	3301      	adds	r3, #1
 8002134:	b2da      	uxtb	r2, r3
 8002136:	187b      	adds	r3, r7, r1
 8002138:	701a      	strb	r2, [r3, #0]
 800213a:	2331      	movs	r3, #49	@ 0x31
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	b25b      	sxtb	r3, r3
 8002142:	2b0f      	cmp	r3, #15
 8002144:	ddc7      	ble.n	80020d6 <to_prev_intersection+0x924>

            maze->q_f = -1;
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	2393      	movs	r3, #147	@ 0x93
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	21ff      	movs	r1, #255	@ 0xff
 800214e:	54d1      	strb	r1, [r2, r3]
            maze->q_r = -1;
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	2326      	movs	r3, #38	@ 0x26
 8002154:	33ff      	adds	r3, #255	@ 0xff
 8002156:	21ff      	movs	r1, #255	@ 0xff
 8002158:	54d1      	strb	r1, [r2, r3]

            // pop this intersection from stack
            maze->n_ways = 0;
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	232a      	movs	r3, #42	@ 0x2a
 800215e:	33ff      	adds	r3, #255	@ 0xff
 8002160:	2100      	movs	r1, #0
 8002162:	54d1      	strb	r1, [r2, r3]
            maze->n_visited = 0;
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	2395      	movs	r3, #149	@ 0x95
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	2100      	movs	r1, #0
 800216c:	54d1      	strb	r1, [r2, r3]
            if (SIM_wall_front(sim_maze)==0)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	0018      	movs	r0, r3
 8002172:	f7fe fc56 	bl	8000a22 <SIM_wall_front>
 8002176:	1e03      	subs	r3, r0, #0
 8002178:	d141      	bne.n	80021fe <to_prev_intersection+0xa4c>
            {
                maze->n_ways++;
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	232a      	movs	r3, #42	@ 0x2a
 800217e:	33ff      	adds	r3, #255	@ 0xff
 8002180:	56d3      	ldrsb	r3, [r2, r3]
 8002182:	b2db      	uxtb	r3, r3
 8002184:	3301      	adds	r3, #1
 8002186:	b2db      	uxtb	r3, r3
 8002188:	b259      	sxtb	r1, r3
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	232a      	movs	r3, #42	@ 0x2a
 800218e:	33ff      	adds	r3, #255	@ 0xff
 8002190:	54d1      	strb	r1, [r2, r3]
                if (maze->front_cell[0] >= 0 && maze->front_cell[0] < 16 &&
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2255      	movs	r2, #85	@ 0x55
 8002196:	569b      	ldrsb	r3, [r3, r2]
 8002198:	2b00      	cmp	r3, #0
 800219a:	db30      	blt.n	80021fe <to_prev_intersection+0xa4c>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2255      	movs	r2, #85	@ 0x55
 80021a0:	569b      	ldrsb	r3, [r3, r2]
 80021a2:	2b0f      	cmp	r3, #15
 80021a4:	dc2b      	bgt.n	80021fe <to_prev_intersection+0xa4c>
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < 16 &&
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2256      	movs	r2, #86	@ 0x56
 80021aa:	569b      	ldrsb	r3, [r3, r2]
                if (maze->front_cell[0] >= 0 && maze->front_cell[0] < 16 &&
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	db26      	blt.n	80021fe <to_prev_intersection+0xa4c>
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < 16 &&
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2256      	movs	r2, #86	@ 0x56
 80021b4:	569b      	ldrsb	r3, [r3, r2]
 80021b6:	2b0f      	cmp	r3, #15
 80021b8:	dc21      	bgt.n	80021fe <to_prev_intersection+0xa4c>
                    maze->cells[maze->front_cell[0]][maze->front_cell[1]].visited)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2255      	movs	r2, #85	@ 0x55
 80021be:	569b      	ldrsb	r3, [r3, r2]
 80021c0:	0018      	movs	r0, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2256      	movs	r2, #86	@ 0x56
 80021c6:	569b      	ldrsb	r3, [r3, r2]
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	001a      	movs	r2, r3
 80021cc:	00d2      	lsls	r2, r2, #3
 80021ce:	18d2      	adds	r2, r2, r3
 80021d0:	0003      	movs	r3, r0
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	181b      	adds	r3, r3, r0
 80021d6:	00d8      	lsls	r0, r3, #3
 80021d8:	181b      	adds	r3, r3, r0
 80021da:	18d3      	adds	r3, r2, r3
 80021dc:	18cb      	adds	r3, r1, r3
 80021de:	3304      	adds	r3, #4
 80021e0:	781b      	ldrb	r3, [r3, #0]
                    maze->front_cell[1] >= 0 && maze->front_cell[1] < 16 &&
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00b      	beq.n	80021fe <to_prev_intersection+0xa4c>
                    maze->n_visited++;
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	2395      	movs	r3, #149	@ 0x95
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	56d3      	ldrsb	r3, [r2, r3]
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	3301      	adds	r3, #1
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	b259      	sxtb	r1, r3
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	2395      	movs	r3, #149	@ 0x95
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	54d1      	strb	r1, [r2, r3]
            }
            if (SIM_wall_left(sim_maze)==0)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	0018      	movs	r0, r3
 8002202:	f7fe fb18 	bl	8000836 <SIM_wall_left>
 8002206:	1e03      	subs	r3, r0, #0
 8002208:	d141      	bne.n	800228e <to_prev_intersection+0xadc>
            {
                maze->n_ways++;
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	232a      	movs	r3, #42	@ 0x2a
 800220e:	33ff      	adds	r3, #255	@ 0xff
 8002210:	56d3      	ldrsb	r3, [r2, r3]
 8002212:	b2db      	uxtb	r3, r3
 8002214:	3301      	adds	r3, #1
 8002216:	b2db      	uxtb	r3, r3
 8002218:	b259      	sxtb	r1, r3
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	232a      	movs	r3, #42	@ 0x2a
 800221e:	33ff      	adds	r3, #255	@ 0xff
 8002220:	54d1      	strb	r1, [r2, r3]
                if (maze->left_cell[0] >= 0 && maze->left_cell[0] < 16 &&
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2257      	movs	r2, #87	@ 0x57
 8002226:	569b      	ldrsb	r3, [r3, r2]
 8002228:	2b00      	cmp	r3, #0
 800222a:	db30      	blt.n	800228e <to_prev_intersection+0xadc>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2257      	movs	r2, #87	@ 0x57
 8002230:	569b      	ldrsb	r3, [r3, r2]
 8002232:	2b0f      	cmp	r3, #15
 8002234:	dc2b      	bgt.n	800228e <to_prev_intersection+0xadc>
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < 16 &&
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2258      	movs	r2, #88	@ 0x58
 800223a:	569b      	ldrsb	r3, [r3, r2]
                if (maze->left_cell[0] >= 0 && maze->left_cell[0] < 16 &&
 800223c:	2b00      	cmp	r3, #0
 800223e:	db26      	blt.n	800228e <to_prev_intersection+0xadc>
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < 16 &&
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2258      	movs	r2, #88	@ 0x58
 8002244:	569b      	ldrsb	r3, [r3, r2]
 8002246:	2b0f      	cmp	r3, #15
 8002248:	dc21      	bgt.n	800228e <to_prev_intersection+0xadc>
                    maze->cells[maze->left_cell[0]][maze->left_cell[1]].visited)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2257      	movs	r2, #87	@ 0x57
 800224e:	569b      	ldrsb	r3, [r3, r2]
 8002250:	0018      	movs	r0, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2258      	movs	r2, #88	@ 0x58
 8002256:	569b      	ldrsb	r3, [r3, r2]
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	001a      	movs	r2, r3
 800225c:	00d2      	lsls	r2, r2, #3
 800225e:	18d2      	adds	r2, r2, r3
 8002260:	0003      	movs	r3, r0
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	181b      	adds	r3, r3, r0
 8002266:	00d8      	lsls	r0, r3, #3
 8002268:	181b      	adds	r3, r3, r0
 800226a:	18d3      	adds	r3, r2, r3
 800226c:	18cb      	adds	r3, r1, r3
 800226e:	3304      	adds	r3, #4
 8002270:	781b      	ldrb	r3, [r3, #0]
                    maze->left_cell[1] >= 0 && maze->left_cell[1] < 16 &&
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00b      	beq.n	800228e <to_prev_intersection+0xadc>
                    maze->n_visited++;
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	2395      	movs	r3, #149	@ 0x95
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	56d3      	ldrsb	r3, [r2, r3]
 800227e:	b2db      	uxtb	r3, r3
 8002280:	3301      	adds	r3, #1
 8002282:	b2db      	uxtb	r3, r3
 8002284:	b259      	sxtb	r1, r3
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	2395      	movs	r3, #149	@ 0x95
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	54d1      	strb	r1, [r2, r3]
            }
            if (SIM_wall_right(sim_maze)==0)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	0018      	movs	r0, r3
 8002292:	f7fe fb4b 	bl	800092c <SIM_wall_right>
 8002296:	1e03      	subs	r3, r0, #0
 8002298:	d141      	bne.n	800231e <to_prev_intersection+0xb6c>
            {
                maze->n_ways++;
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	232a      	movs	r3, #42	@ 0x2a
 800229e:	33ff      	adds	r3, #255	@ 0xff
 80022a0:	56d3      	ldrsb	r3, [r2, r3]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	3301      	adds	r3, #1
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	b259      	sxtb	r1, r3
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	232a      	movs	r3, #42	@ 0x2a
 80022ae:	33ff      	adds	r3, #255	@ 0xff
 80022b0:	54d1      	strb	r1, [r2, r3]
                if (maze->right_cell[0] >= 0 && maze->right_cell[0] < 16 &&
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2259      	movs	r2, #89	@ 0x59
 80022b6:	569b      	ldrsb	r3, [r3, r2]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	db30      	blt.n	800231e <to_prev_intersection+0xb6c>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2259      	movs	r2, #89	@ 0x59
 80022c0:	569b      	ldrsb	r3, [r3, r2]
 80022c2:	2b0f      	cmp	r3, #15
 80022c4:	dc2b      	bgt.n	800231e <to_prev_intersection+0xb6c>
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < 16 &&
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	225a      	movs	r2, #90	@ 0x5a
 80022ca:	569b      	ldrsb	r3, [r3, r2]
                if (maze->right_cell[0] >= 0 && maze->right_cell[0] < 16 &&
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	db26      	blt.n	800231e <to_prev_intersection+0xb6c>
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < 16 &&
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	225a      	movs	r2, #90	@ 0x5a
 80022d4:	569b      	ldrsb	r3, [r3, r2]
 80022d6:	2b0f      	cmp	r3, #15
 80022d8:	dc21      	bgt.n	800231e <to_prev_intersection+0xb6c>
                    maze->cells[maze->right_cell[0]][maze->right_cell[1]].visited)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2259      	movs	r2, #89	@ 0x59
 80022de:	569b      	ldrsb	r3, [r3, r2]
 80022e0:	0018      	movs	r0, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	225a      	movs	r2, #90	@ 0x5a
 80022e6:	569b      	ldrsb	r3, [r3, r2]
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	001a      	movs	r2, r3
 80022ec:	00d2      	lsls	r2, r2, #3
 80022ee:	18d2      	adds	r2, r2, r3
 80022f0:	0003      	movs	r3, r0
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	181b      	adds	r3, r3, r0
 80022f6:	00d8      	lsls	r0, r3, #3
 80022f8:	181b      	adds	r3, r3, r0
 80022fa:	18d3      	adds	r3, r2, r3
 80022fc:	18cb      	adds	r3, r1, r3
 80022fe:	3304      	adds	r3, #4
 8002300:	781b      	ldrb	r3, [r3, #0]
                    maze->right_cell[1] >= 0 && maze->right_cell[1] < 16 &&
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00b      	beq.n	800231e <to_prev_intersection+0xb6c>
                    maze->n_visited++;
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	2395      	movs	r3, #149	@ 0x95
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	56d3      	ldrsb	r3, [r2, r3]
 800230e:	b2db      	uxtb	r3, r3
 8002310:	3301      	adds	r3, #1
 8002312:	b2db      	uxtb	r3, r3
 8002314:	b259      	sxtb	r1, r3
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	2395      	movs	r3, #149	@ 0x95
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	54d1      	strb	r1, [r2, r3]
            }
            if (maze->n_visited == maze->n_ways)
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	2395      	movs	r3, #149	@ 0x95
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	56d2      	ldrsb	r2, [r2, r3]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	232a      	movs	r3, #42	@ 0x2a
 800232a:	33ff      	adds	r3, #255	@ 0xff
 800232c:	56cb      	ldrsb	r3, [r1, r3]
 800232e:	429a      	cmp	r2, r3
 8002330:	d000      	beq.n	8002334 <to_prev_intersection+0xb82>
 8002332:	e32c      	b.n	800298e <to_prev_intersection+0x11dc>
            {
                maze->prev_removed[0] = maze->intersection_stack[maze->ISLen - 1][0];
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	22c0      	movs	r2, #192	@ 0xc0
 8002338:	569b      	ldrsb	r3, [r3, r2]
 800233a:	3b01      	subs	r3, #1
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	332c      	adds	r3, #44	@ 0x2c
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	18d3      	adds	r3, r2, r3
 8002344:	3304      	adds	r3, #4
 8002346:	2100      	movs	r1, #0
 8002348:	5659      	ldrsb	r1, [r3, r1]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	232c      	movs	r3, #44	@ 0x2c
 800234e:	33ff      	adds	r3, #255	@ 0xff
 8002350:	54d1      	strb	r1, [r2, r3]
                maze->prev_removed[1] = maze->intersection_stack[maze->ISLen - 1][1];
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	22c0      	movs	r2, #192	@ 0xc0
 8002356:	569b      	ldrsb	r3, [r3, r2]
 8002358:	3b01      	subs	r3, #1
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	215d      	movs	r1, #93	@ 0x5d
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	18d3      	adds	r3, r2, r3
 8002362:	185b      	adds	r3, r3, r1
 8002364:	2100      	movs	r1, #0
 8002366:	5659      	ldrsb	r1, [r3, r1]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	2396      	movs	r3, #150	@ 0x96
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	54d1      	strb	r1, [r2, r3]
                maze->ISLen--;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	22c0      	movs	r2, #192	@ 0xc0
 8002374:	569b      	ldrsb	r3, [r3, r2]
 8002376:	b2db      	uxtb	r3, r3
 8002378:	3b01      	subs	r3, #1
 800237a:	b2db      	uxtb	r3, r3
 800237c:	b259      	sxtb	r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	22c0      	movs	r2, #192	@ 0xc0
 8002382:	5499      	strb	r1, [r3, r2]
            }
            return;
 8002384:	e303      	b.n	800298e <to_prev_intersection+0x11dc>
        }

        if (maze->bfs_loc[0] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft &&
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	2328      	movs	r3, #40	@ 0x28
 800238a:	33ff      	adds	r3, #255	@ 0xff
 800238c:	56d3      	ldrsb	r3, [r2, r3]
 800238e:	2b00      	cmp	r3, #0
 8002390:	dc00      	bgt.n	8002394 <to_prev_intersection+0xbe2>
 8002392:	e0b2      	b.n	80024fa <to_prev_intersection+0xd48>
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	2328      	movs	r3, #40	@ 0x28
 8002398:	33ff      	adds	r3, #255	@ 0xff
 800239a:	56d3      	ldrsb	r3, [r2, r3]
 800239c:	0018      	movs	r0, r3
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	2394      	movs	r3, #148	@ 0x94
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	56d3      	ldrsb	r3, [r2, r3]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	001a      	movs	r2, r3
 80023aa:	00d2      	lsls	r2, r2, #3
 80023ac:	18d2      	adds	r2, r2, r3
 80023ae:	0003      	movs	r3, r0
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	181b      	adds	r3, r3, r0
 80023b4:	00d8      	lsls	r0, r3, #3
 80023b6:	181b      	adds	r3, r3, r0
 80023b8:	18d3      	adds	r3, r2, r3
 80023ba:	5c5b      	ldrb	r3, [r3, r1]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d000      	beq.n	80023c2 <to_prev_intersection+0xc10>
 80023c0:	e09b      	b.n	80024fa <to_prev_intersection+0xd48>
            !maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited &&
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	2328      	movs	r3, #40	@ 0x28
 80023c6:	33ff      	adds	r3, #255	@ 0xff
 80023c8:	56d3      	ldrsb	r3, [r2, r3]
 80023ca:	1e59      	subs	r1, r3, #1
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	2394      	movs	r3, #148	@ 0x94
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	56d3      	ldrsb	r3, [r2, r3]
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	001a      	movs	r2, r3
 80023d8:	00d2      	lsls	r2, r2, #3
 80023da:	18d2      	adds	r2, r2, r3
 80023dc:	000b      	movs	r3, r1
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	185b      	adds	r3, r3, r1
 80023e2:	00d9      	lsls	r1, r3, #3
 80023e4:	185b      	adds	r3, r3, r1
 80023e6:	18d3      	adds	r3, r2, r3
 80023e8:	18c3      	adds	r3, r0, r3
 80023ea:	3305      	adds	r3, #5
 80023ec:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[0] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallLeft &&
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d000      	beq.n	80023f4 <to_prev_intersection+0xc42>
 80023f2:	e082      	b.n	80024fa <to_prev_intersection+0xd48>
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].visited)
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	2328      	movs	r3, #40	@ 0x28
 80023f8:	33ff      	adds	r3, #255	@ 0xff
 80023fa:	56d3      	ldrsb	r3, [r2, r3]
 80023fc:	1e59      	subs	r1, r3, #1
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	2394      	movs	r3, #148	@ 0x94
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	56d3      	ldrsb	r3, [r2, r3]
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	001a      	movs	r2, r3
 800240a:	00d2      	lsls	r2, r2, #3
 800240c:	18d2      	adds	r2, r2, r3
 800240e:	000b      	movs	r3, r1
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	185b      	adds	r3, r3, r1
 8002414:	00d9      	lsls	r1, r3, #3
 8002416:	185b      	adds	r3, r3, r1
 8002418:	18d3      	adds	r3, r2, r3
 800241a:	18c3      	adds	r3, r0, r3
 800241c:	3304      	adds	r3, #4
 800241e:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited &&
 8002420:	2b00      	cmp	r3, #0
 8002422:	d06a      	beq.n	80024fa <to_prev_intersection+0xd48>
        {
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_visited = 1;
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	2328      	movs	r3, #40	@ 0x28
 8002428:	33ff      	adds	r3, #255	@ 0xff
 800242a:	56d3      	ldrsb	r3, [r2, r3]
 800242c:	1e59      	subs	r1, r3, #1
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	2394      	movs	r3, #148	@ 0x94
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	56d3      	ldrsb	r3, [r2, r3]
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	001a      	movs	r2, r3
 800243a:	00d2      	lsls	r2, r2, #3
 800243c:	18d2      	adds	r2, r2, r3
 800243e:	000b      	movs	r3, r1
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	185b      	adds	r3, r3, r1
 8002444:	00d9      	lsls	r1, r3, #3
 8002446:	185b      	adds	r3, r3, r1
 8002448:	18d3      	adds	r3, r2, r3
 800244a:	18c3      	adds	r3, r0, r3
 800244c:	3305      	adds	r3, #5
 800244e:	2201      	movs	r2, #1
 8002450:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	2328      	movs	r3, #40	@ 0x28
 8002456:	33ff      	adds	r3, #255	@ 0xff
 8002458:	56d3      	ldrsb	r3, [r2, r3]
 800245a:	1e59      	subs	r1, r3, #1
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	2394      	movs	r3, #148	@ 0x94
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	56d3      	ldrsb	r3, [r2, r3]
 8002464:	001c      	movs	r4, r3
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	2328      	movs	r3, #40	@ 0x28
 800246a:	33ff      	adds	r3, #255	@ 0xff
 800246c:	56d5      	ldrsb	r5, [r2, r3]
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	0022      	movs	r2, r4
 8002472:	00d2      	lsls	r2, r2, #3
 8002474:	1912      	adds	r2, r2, r4
 8002476:	000b      	movs	r3, r1
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	185b      	adds	r3, r3, r1
 800247c:	00d9      	lsls	r1, r3, #3
 800247e:	185b      	adds	r3, r3, r1
 8002480:	18d3      	adds	r3, r2, r3
 8002482:	18c3      	adds	r3, r0, r3
 8002484:	3306      	adds	r3, #6
 8002486:	1c2a      	adds	r2, r5, #0
 8002488:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] - 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	2328      	movs	r3, #40	@ 0x28
 800248e:	33ff      	adds	r3, #255	@ 0xff
 8002490:	56d3      	ldrsb	r3, [r2, r3]
 8002492:	1e59      	subs	r1, r3, #1
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	2394      	movs	r3, #148	@ 0x94
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	56d3      	ldrsb	r3, [r2, r3]
 800249c:	001c      	movs	r4, r3
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	2394      	movs	r3, #148	@ 0x94
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	56d5      	ldrsb	r5, [r2, r3]
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	0022      	movs	r2, r4
 80024aa:	00d2      	lsls	r2, r2, #3
 80024ac:	1912      	adds	r2, r2, r4
 80024ae:	000b      	movs	r3, r1
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	185b      	adds	r3, r3, r1
 80024b4:	00d9      	lsls	r1, r3, #3
 80024b6:	185b      	adds	r3, r3, r1
 80024b8:	18d3      	adds	r3, r2, r3
 80024ba:	18c3      	adds	r3, r0, r3
 80024bc:	3307      	adds	r3, #7
 80024be:	1c2a      	adds	r2, r5, #0
 80024c0:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[0]--;
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	2328      	movs	r3, #40	@ 0x28
 80024c6:	33ff      	adds	r3, #255	@ 0xff
 80024c8:	56d3      	ldrsb	r3, [r2, r3]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	3b01      	subs	r3, #1
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	b259      	sxtb	r1, r3
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	2328      	movs	r3, #40	@ 0x28
 80024d6:	33ff      	adds	r3, #255	@ 0xff
 80024d8:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	0018      	movs	r0, r3
 80024de:	f7ff f8f7 	bl	80016d0 <enq>
            maze->bfs_loc[0]++;
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	2328      	movs	r3, #40	@ 0x28
 80024e6:	33ff      	adds	r3, #255	@ 0xff
 80024e8:	56d3      	ldrsb	r3, [r2, r3]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	3301      	adds	r3, #1
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	b259      	sxtb	r1, r3
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	2328      	movs	r3, #40	@ 0x28
 80024f6:	33ff      	adds	r3, #255	@ 0xff
 80024f8:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[1] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront &&
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	2394      	movs	r3, #148	@ 0x94
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	56d3      	ldrsb	r3, [r2, r3]
 8002502:	2b0e      	cmp	r3, #14
 8002504:	dd00      	ble.n	8002508 <to_prev_intersection+0xd56>
 8002506:	e0b7      	b.n	8002678 <to_prev_intersection+0xec6>
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	2328      	movs	r3, #40	@ 0x28
 800250c:	33ff      	adds	r3, #255	@ 0xff
 800250e:	56d3      	ldrsb	r3, [r2, r3]
 8002510:	0018      	movs	r0, r3
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	2394      	movs	r3, #148	@ 0x94
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	56d3      	ldrsb	r3, [r2, r3]
 800251a:	6879      	ldr	r1, [r7, #4]
 800251c:	001a      	movs	r2, r3
 800251e:	00d2      	lsls	r2, r2, #3
 8002520:	18d2      	adds	r2, r2, r3
 8002522:	0003      	movs	r3, r0
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	181b      	adds	r3, r3, r0
 8002528:	00d8      	lsls	r0, r3, #3
 800252a:	181b      	adds	r3, r3, r0
 800252c:	18d3      	adds	r3, r2, r3
 800252e:	18cb      	adds	r3, r1, r3
 8002530:	3302      	adds	r3, #2
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d000      	beq.n	800253a <to_prev_intersection+0xd88>
 8002538:	e09e      	b.n	8002678 <to_prev_intersection+0xec6>
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited &&
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	2328      	movs	r3, #40	@ 0x28
 800253e:	33ff      	adds	r3, #255	@ 0xff
 8002540:	56d3      	ldrsb	r3, [r2, r3]
 8002542:	0018      	movs	r0, r3
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	2394      	movs	r3, #148	@ 0x94
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	56d3      	ldrsb	r3, [r2, r3]
 800254c:	3301      	adds	r3, #1
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	001a      	movs	r2, r3
 8002552:	00d2      	lsls	r2, r2, #3
 8002554:	18d2      	adds	r2, r2, r3
 8002556:	0003      	movs	r3, r0
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	181b      	adds	r3, r3, r0
 800255c:	00d8      	lsls	r0, r3, #3
 800255e:	181b      	adds	r3, r3, r0
 8002560:	18d3      	adds	r3, r2, r3
 8002562:	18cb      	adds	r3, r1, r3
 8002564:	3305      	adds	r3, #5
 8002566:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[1] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallFront &&
 8002568:	2b00      	cmp	r3, #0
 800256a:	d000      	beq.n	800256e <to_prev_intersection+0xdbc>
 800256c:	e084      	b.n	8002678 <to_prev_intersection+0xec6>
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].visited)
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	2328      	movs	r3, #40	@ 0x28
 8002572:	33ff      	adds	r3, #255	@ 0xff
 8002574:	56d3      	ldrsb	r3, [r2, r3]
 8002576:	0018      	movs	r0, r3
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	2394      	movs	r3, #148	@ 0x94
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	56d3      	ldrsb	r3, [r2, r3]
 8002580:	3301      	adds	r3, #1
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	001a      	movs	r2, r3
 8002586:	00d2      	lsls	r2, r2, #3
 8002588:	18d2      	adds	r2, r2, r3
 800258a:	0003      	movs	r3, r0
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	181b      	adds	r3, r3, r0
 8002590:	00d8      	lsls	r0, r3, #3
 8002592:	181b      	adds	r3, r3, r0
 8002594:	18d3      	adds	r3, r2, r3
 8002596:	18cb      	adds	r3, r1, r3
 8002598:	3304      	adds	r3, #4
 800259a:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited &&
 800259c:	2b00      	cmp	r3, #0
 800259e:	d06b      	beq.n	8002678 <to_prev_intersection+0xec6>
        {
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_visited = 1;
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	2328      	movs	r3, #40	@ 0x28
 80025a4:	33ff      	adds	r3, #255	@ 0xff
 80025a6:	56d3      	ldrsb	r3, [r2, r3]
 80025a8:	0018      	movs	r0, r3
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	2394      	movs	r3, #148	@ 0x94
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	56d3      	ldrsb	r3, [r2, r3]
 80025b2:	3301      	adds	r3, #1
 80025b4:	6879      	ldr	r1, [r7, #4]
 80025b6:	001a      	movs	r2, r3
 80025b8:	00d2      	lsls	r2, r2, #3
 80025ba:	18d2      	adds	r2, r2, r3
 80025bc:	0003      	movs	r3, r0
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	181b      	adds	r3, r3, r0
 80025c2:	00d8      	lsls	r0, r3, #3
 80025c4:	181b      	adds	r3, r3, r0
 80025c6:	18d3      	adds	r3, r2, r3
 80025c8:	18cb      	adds	r3, r1, r3
 80025ca:	3305      	adds	r3, #5
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[0] = maze->bfs_loc[0];
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	2328      	movs	r3, #40	@ 0x28
 80025d4:	33ff      	adds	r3, #255	@ 0xff
 80025d6:	56d3      	ldrsb	r3, [r2, r3]
 80025d8:	0018      	movs	r0, r3
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	2394      	movs	r3, #148	@ 0x94
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	56d3      	ldrsb	r3, [r2, r3]
 80025e2:	3301      	adds	r3, #1
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	2228      	movs	r2, #40	@ 0x28
 80025e8:	32ff      	adds	r2, #255	@ 0xff
 80025ea:	568c      	ldrsb	r4, [r1, r2]
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	001a      	movs	r2, r3
 80025f0:	00d2      	lsls	r2, r2, #3
 80025f2:	18d2      	adds	r2, r2, r3
 80025f4:	0003      	movs	r3, r0
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	181b      	adds	r3, r3, r0
 80025fa:	00d8      	lsls	r0, r3, #3
 80025fc:	181b      	adds	r3, r3, r0
 80025fe:	18d3      	adds	r3, r2, r3
 8002600:	18cb      	adds	r3, r1, r3
 8002602:	3306      	adds	r3, #6
 8002604:	1c22      	adds	r2, r4, #0
 8002606:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] + 1].bfs_parent[1] = maze->bfs_loc[1];
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	2328      	movs	r3, #40	@ 0x28
 800260c:	33ff      	adds	r3, #255	@ 0xff
 800260e:	56d3      	ldrsb	r3, [r2, r3]
 8002610:	0018      	movs	r0, r3
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	2394      	movs	r3, #148	@ 0x94
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	56d3      	ldrsb	r3, [r2, r3]
 800261a:	3301      	adds	r3, #1
 800261c:	6879      	ldr	r1, [r7, #4]
 800261e:	2294      	movs	r2, #148	@ 0x94
 8002620:	0052      	lsls	r2, r2, #1
 8002622:	568c      	ldrsb	r4, [r1, r2]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	001a      	movs	r2, r3
 8002628:	00d2      	lsls	r2, r2, #3
 800262a:	18d2      	adds	r2, r2, r3
 800262c:	0003      	movs	r3, r0
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	181b      	adds	r3, r3, r0
 8002632:	00d8      	lsls	r0, r3, #3
 8002634:	181b      	adds	r3, r3, r0
 8002636:	18d3      	adds	r3, r2, r3
 8002638:	18cb      	adds	r3, r1, r3
 800263a:	3307      	adds	r3, #7
 800263c:	1c22      	adds	r2, r4, #0
 800263e:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[1]++;
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	2394      	movs	r3, #148	@ 0x94
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	56d3      	ldrsb	r3, [r2, r3]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	3301      	adds	r3, #1
 800264c:	b2db      	uxtb	r3, r3
 800264e:	b259      	sxtb	r1, r3
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	2394      	movs	r3, #148	@ 0x94
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	0018      	movs	r0, r3
 800265c:	f7ff f838 	bl	80016d0 <enq>
            maze->bfs_loc[1]--;
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	2394      	movs	r3, #148	@ 0x94
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	56d3      	ldrsb	r3, [r2, r3]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	3b01      	subs	r3, #1
 800266c:	b2db      	uxtb	r3, r3
 800266e:	b259      	sxtb	r1, r3
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	2394      	movs	r3, #148	@ 0x94
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[0] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight &&
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	2328      	movs	r3, #40	@ 0x28
 800267c:	33ff      	adds	r3, #255	@ 0xff
 800267e:	56d3      	ldrsb	r3, [r2, r3]
 8002680:	2b0e      	cmp	r3, #14
 8002682:	dd00      	ble.n	8002686 <to_prev_intersection+0xed4>
 8002684:	e0b4      	b.n	80027f0 <to_prev_intersection+0x103e>
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	2328      	movs	r3, #40	@ 0x28
 800268a:	33ff      	adds	r3, #255	@ 0xff
 800268c:	56d3      	ldrsb	r3, [r2, r3]
 800268e:	0018      	movs	r0, r3
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	2394      	movs	r3, #148	@ 0x94
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	56d3      	ldrsb	r3, [r2, r3]
 8002698:	6879      	ldr	r1, [r7, #4]
 800269a:	001a      	movs	r2, r3
 800269c:	00d2      	lsls	r2, r2, #3
 800269e:	18d2      	adds	r2, r2, r3
 80026a0:	0003      	movs	r3, r0
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	181b      	adds	r3, r3, r0
 80026a6:	00d8      	lsls	r0, r3, #3
 80026a8:	181b      	adds	r3, r3, r0
 80026aa:	18d3      	adds	r3, r2, r3
 80026ac:	18cb      	adds	r3, r1, r3
 80026ae:	3301      	adds	r3, #1
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d000      	beq.n	80026b8 <to_prev_intersection+0xf06>
 80026b6:	e09b      	b.n	80027f0 <to_prev_intersection+0x103e>
            !maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited &&
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	2328      	movs	r3, #40	@ 0x28
 80026bc:	33ff      	adds	r3, #255	@ 0xff
 80026be:	56d3      	ldrsb	r3, [r2, r3]
 80026c0:	1c59      	adds	r1, r3, #1
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	2394      	movs	r3, #148	@ 0x94
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	56d3      	ldrsb	r3, [r2, r3]
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	001a      	movs	r2, r3
 80026ce:	00d2      	lsls	r2, r2, #3
 80026d0:	18d2      	adds	r2, r2, r3
 80026d2:	000b      	movs	r3, r1
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	185b      	adds	r3, r3, r1
 80026d8:	00d9      	lsls	r1, r3, #3
 80026da:	185b      	adds	r3, r3, r1
 80026dc:	18d3      	adds	r3, r2, r3
 80026de:	18c3      	adds	r3, r0, r3
 80026e0:	3305      	adds	r3, #5
 80026e2:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[0] < 15 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallRight &&
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d000      	beq.n	80026ea <to_prev_intersection+0xf38>
 80026e8:	e082      	b.n	80027f0 <to_prev_intersection+0x103e>
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].visited)
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	2328      	movs	r3, #40	@ 0x28
 80026ee:	33ff      	adds	r3, #255	@ 0xff
 80026f0:	56d3      	ldrsb	r3, [r2, r3]
 80026f2:	1c59      	adds	r1, r3, #1
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	2394      	movs	r3, #148	@ 0x94
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	56d3      	ldrsb	r3, [r2, r3]
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	001a      	movs	r2, r3
 8002700:	00d2      	lsls	r2, r2, #3
 8002702:	18d2      	adds	r2, r2, r3
 8002704:	000b      	movs	r3, r1
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	185b      	adds	r3, r3, r1
 800270a:	00d9      	lsls	r1, r3, #3
 800270c:	185b      	adds	r3, r3, r1
 800270e:	18d3      	adds	r3, r2, r3
 8002710:	18c3      	adds	r3, r0, r3
 8002712:	3304      	adds	r3, #4
 8002714:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited &&
 8002716:	2b00      	cmp	r3, #0
 8002718:	d06a      	beq.n	80027f0 <to_prev_intersection+0x103e>
        {
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_visited = 1;
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	2328      	movs	r3, #40	@ 0x28
 800271e:	33ff      	adds	r3, #255	@ 0xff
 8002720:	56d3      	ldrsb	r3, [r2, r3]
 8002722:	1c59      	adds	r1, r3, #1
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	2394      	movs	r3, #148	@ 0x94
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	56d3      	ldrsb	r3, [r2, r3]
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	001a      	movs	r2, r3
 8002730:	00d2      	lsls	r2, r2, #3
 8002732:	18d2      	adds	r2, r2, r3
 8002734:	000b      	movs	r3, r1
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	185b      	adds	r3, r3, r1
 800273a:	00d9      	lsls	r1, r3, #3
 800273c:	185b      	adds	r3, r3, r1
 800273e:	18d3      	adds	r3, r2, r3
 8002740:	18c3      	adds	r3, r0, r3
 8002742:	3305      	adds	r3, #5
 8002744:	2201      	movs	r2, #1
 8002746:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[0] = maze->bfs_loc[0];
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	2328      	movs	r3, #40	@ 0x28
 800274c:	33ff      	adds	r3, #255	@ 0xff
 800274e:	56d3      	ldrsb	r3, [r2, r3]
 8002750:	1c59      	adds	r1, r3, #1
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	2394      	movs	r3, #148	@ 0x94
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	56d3      	ldrsb	r3, [r2, r3]
 800275a:	001c      	movs	r4, r3
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	2328      	movs	r3, #40	@ 0x28
 8002760:	33ff      	adds	r3, #255	@ 0xff
 8002762:	56d5      	ldrsb	r5, [r2, r3]
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	0022      	movs	r2, r4
 8002768:	00d2      	lsls	r2, r2, #3
 800276a:	1912      	adds	r2, r2, r4
 800276c:	000b      	movs	r3, r1
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	185b      	adds	r3, r3, r1
 8002772:	00d9      	lsls	r1, r3, #3
 8002774:	185b      	adds	r3, r3, r1
 8002776:	18d3      	adds	r3, r2, r3
 8002778:	18c3      	adds	r3, r0, r3
 800277a:	3306      	adds	r3, #6
 800277c:	1c2a      	adds	r2, r5, #0
 800277e:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0] + 1][maze->bfs_loc[1]].bfs_parent[1] = maze->bfs_loc[1];
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	2328      	movs	r3, #40	@ 0x28
 8002784:	33ff      	adds	r3, #255	@ 0xff
 8002786:	56d3      	ldrsb	r3, [r2, r3]
 8002788:	1c59      	adds	r1, r3, #1
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	2394      	movs	r3, #148	@ 0x94
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	56d3      	ldrsb	r3, [r2, r3]
 8002792:	001c      	movs	r4, r3
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	2394      	movs	r3, #148	@ 0x94
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	56d5      	ldrsb	r5, [r2, r3]
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	0022      	movs	r2, r4
 80027a0:	00d2      	lsls	r2, r2, #3
 80027a2:	1912      	adds	r2, r2, r4
 80027a4:	000b      	movs	r3, r1
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	185b      	adds	r3, r3, r1
 80027aa:	00d9      	lsls	r1, r3, #3
 80027ac:	185b      	adds	r3, r3, r1
 80027ae:	18d3      	adds	r3, r2, r3
 80027b0:	18c3      	adds	r3, r0, r3
 80027b2:	3307      	adds	r3, #7
 80027b4:	1c2a      	adds	r2, r5, #0
 80027b6:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[0]++;
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	2328      	movs	r3, #40	@ 0x28
 80027bc:	33ff      	adds	r3, #255	@ 0xff
 80027be:	56d3      	ldrsb	r3, [r2, r3]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	3301      	adds	r3, #1
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	b259      	sxtb	r1, r3
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	2328      	movs	r3, #40	@ 0x28
 80027cc:	33ff      	adds	r3, #255	@ 0xff
 80027ce:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	0018      	movs	r0, r3
 80027d4:	f7fe ff7c 	bl	80016d0 <enq>
            maze->bfs_loc[0]--;
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	2328      	movs	r3, #40	@ 0x28
 80027dc:	33ff      	adds	r3, #255	@ 0xff
 80027de:	56d3      	ldrsb	r3, [r2, r3]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	3b01      	subs	r3, #1
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	b259      	sxtb	r1, r3
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	2328      	movs	r3, #40	@ 0x28
 80027ec:	33ff      	adds	r3, #255	@ 0xff
 80027ee:	54d1      	strb	r1, [r2, r3]
        }
        if (maze->bfs_loc[1] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack &&
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	2394      	movs	r3, #148	@ 0x94
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	56d3      	ldrsb	r3, [r2, r3]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	dc00      	bgt.n	80027fe <to_prev_intersection+0x104c>
 80027fc:	e0b7      	b.n	800296e <to_prev_intersection+0x11bc>
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	2328      	movs	r3, #40	@ 0x28
 8002802:	33ff      	adds	r3, #255	@ 0xff
 8002804:	56d3      	ldrsb	r3, [r2, r3]
 8002806:	0018      	movs	r0, r3
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	2394      	movs	r3, #148	@ 0x94
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	56d3      	ldrsb	r3, [r2, r3]
 8002810:	6879      	ldr	r1, [r7, #4]
 8002812:	001a      	movs	r2, r3
 8002814:	00d2      	lsls	r2, r2, #3
 8002816:	18d2      	adds	r2, r2, r3
 8002818:	0003      	movs	r3, r0
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	181b      	adds	r3, r3, r0
 800281e:	00d8      	lsls	r0, r3, #3
 8002820:	181b      	adds	r3, r3, r0
 8002822:	18d3      	adds	r3, r2, r3
 8002824:	18cb      	adds	r3, r1, r3
 8002826:	3303      	adds	r3, #3
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d000      	beq.n	8002830 <to_prev_intersection+0x107e>
 800282e:	e09e      	b.n	800296e <to_prev_intersection+0x11bc>
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited &&
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	2328      	movs	r3, #40	@ 0x28
 8002834:	33ff      	adds	r3, #255	@ 0xff
 8002836:	56d3      	ldrsb	r3, [r2, r3]
 8002838:	0018      	movs	r0, r3
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	2394      	movs	r3, #148	@ 0x94
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	56d3      	ldrsb	r3, [r2, r3]
 8002842:	3b01      	subs	r3, #1
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	001a      	movs	r2, r3
 8002848:	00d2      	lsls	r2, r2, #3
 800284a:	18d2      	adds	r2, r2, r3
 800284c:	0003      	movs	r3, r0
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	181b      	adds	r3, r3, r0
 8002852:	00d8      	lsls	r0, r3, #3
 8002854:	181b      	adds	r3, r3, r0
 8002856:	18d3      	adds	r3, r2, r3
 8002858:	18cb      	adds	r3, r1, r3
 800285a:	3305      	adds	r3, #5
 800285c:	781b      	ldrb	r3, [r3, #0]
        if (maze->bfs_loc[1] > 0 && !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1]].wallBack &&
 800285e:	2b00      	cmp	r3, #0
 8002860:	d000      	beq.n	8002864 <to_prev_intersection+0x10b2>
 8002862:	e084      	b.n	800296e <to_prev_intersection+0x11bc>
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].visited)
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	2328      	movs	r3, #40	@ 0x28
 8002868:	33ff      	adds	r3, #255	@ 0xff
 800286a:	56d3      	ldrsb	r3, [r2, r3]
 800286c:	0018      	movs	r0, r3
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	2394      	movs	r3, #148	@ 0x94
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	56d3      	ldrsb	r3, [r2, r3]
 8002876:	3b01      	subs	r3, #1
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	001a      	movs	r2, r3
 800287c:	00d2      	lsls	r2, r2, #3
 800287e:	18d2      	adds	r2, r2, r3
 8002880:	0003      	movs	r3, r0
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	181b      	adds	r3, r3, r0
 8002886:	00d8      	lsls	r0, r3, #3
 8002888:	181b      	adds	r3, r3, r0
 800288a:	18d3      	adds	r3, r2, r3
 800288c:	18cb      	adds	r3, r1, r3
 800288e:	3304      	adds	r3, #4
 8002890:	781b      	ldrb	r3, [r3, #0]
            !maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited &&
 8002892:	2b00      	cmp	r3, #0
 8002894:	d06b      	beq.n	800296e <to_prev_intersection+0x11bc>
        {
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_visited = 1;
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	2328      	movs	r3, #40	@ 0x28
 800289a:	33ff      	adds	r3, #255	@ 0xff
 800289c:	56d3      	ldrsb	r3, [r2, r3]
 800289e:	0018      	movs	r0, r3
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	2394      	movs	r3, #148	@ 0x94
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	56d3      	ldrsb	r3, [r2, r3]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	001a      	movs	r2, r3
 80028ae:	00d2      	lsls	r2, r2, #3
 80028b0:	18d2      	adds	r2, r2, r3
 80028b2:	0003      	movs	r3, r0
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	181b      	adds	r3, r3, r0
 80028b8:	00d8      	lsls	r0, r3, #3
 80028ba:	181b      	adds	r3, r3, r0
 80028bc:	18d3      	adds	r3, r2, r3
 80028be:	18cb      	adds	r3, r1, r3
 80028c0:	3305      	adds	r3, #5
 80028c2:	2201      	movs	r2, #1
 80028c4:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[0] = maze->bfs_loc[0];
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	2328      	movs	r3, #40	@ 0x28
 80028ca:	33ff      	adds	r3, #255	@ 0xff
 80028cc:	56d3      	ldrsb	r3, [r2, r3]
 80028ce:	0018      	movs	r0, r3
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	2394      	movs	r3, #148	@ 0x94
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	56d3      	ldrsb	r3, [r2, r3]
 80028d8:	3b01      	subs	r3, #1
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	2228      	movs	r2, #40	@ 0x28
 80028de:	32ff      	adds	r2, #255	@ 0xff
 80028e0:	568c      	ldrsb	r4, [r1, r2]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	001a      	movs	r2, r3
 80028e6:	00d2      	lsls	r2, r2, #3
 80028e8:	18d2      	adds	r2, r2, r3
 80028ea:	0003      	movs	r3, r0
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	181b      	adds	r3, r3, r0
 80028f0:	00d8      	lsls	r0, r3, #3
 80028f2:	181b      	adds	r3, r3, r0
 80028f4:	18d3      	adds	r3, r2, r3
 80028f6:	18cb      	adds	r3, r1, r3
 80028f8:	3306      	adds	r3, #6
 80028fa:	1c22      	adds	r2, r4, #0
 80028fc:	701a      	strb	r2, [r3, #0]
            maze->cells[maze->bfs_loc[0]][maze->bfs_loc[1] - 1].bfs_parent[1] = maze->bfs_loc[1];
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	2328      	movs	r3, #40	@ 0x28
 8002902:	33ff      	adds	r3, #255	@ 0xff
 8002904:	56d3      	ldrsb	r3, [r2, r3]
 8002906:	0018      	movs	r0, r3
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	2394      	movs	r3, #148	@ 0x94
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	56d3      	ldrsb	r3, [r2, r3]
 8002910:	3b01      	subs	r3, #1
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	2294      	movs	r2, #148	@ 0x94
 8002916:	0052      	lsls	r2, r2, #1
 8002918:	568c      	ldrsb	r4, [r1, r2]
 800291a:	6879      	ldr	r1, [r7, #4]
 800291c:	001a      	movs	r2, r3
 800291e:	00d2      	lsls	r2, r2, #3
 8002920:	18d2      	adds	r2, r2, r3
 8002922:	0003      	movs	r3, r0
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	181b      	adds	r3, r3, r0
 8002928:	00d8      	lsls	r0, r3, #3
 800292a:	181b      	adds	r3, r3, r0
 800292c:	18d3      	adds	r3, r2, r3
 800292e:	18cb      	adds	r3, r1, r3
 8002930:	3307      	adds	r3, #7
 8002932:	1c22      	adds	r2, r4, #0
 8002934:	701a      	strb	r2, [r3, #0]
            maze->bfs_loc[1]--;
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	2394      	movs	r3, #148	@ 0x94
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	56d3      	ldrsb	r3, [r2, r3]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	b2db      	uxtb	r3, r3
 8002944:	b259      	sxtb	r1, r3
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	2394      	movs	r3, #148	@ 0x94
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	54d1      	strb	r1, [r2, r3]
            enq(maze);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0018      	movs	r0, r3
 8002952:	f7fe febd 	bl	80016d0 <enq>
            maze->bfs_loc[1]++;
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	2394      	movs	r3, #148	@ 0x94
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	56d3      	ldrsb	r3, [r2, r3]
 800295e:	b2db      	uxtb	r3, r3
 8002960:	3301      	adds	r3, #1
 8002962:	b2db      	uxtb	r3, r3
 8002964:	b259      	sxtb	r1, r3
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	2394      	movs	r3, #148	@ 0x94
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	54d1      	strb	r1, [r2, r3]
    while (maze->q_r - maze->q_f + 1 > 0)
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	2326      	movs	r3, #38	@ 0x26
 8002972:	33ff      	adds	r3, #255	@ 0xff
 8002974:	56d3      	ldrsb	r3, [r2, r3]
 8002976:	0019      	movs	r1, r3
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	2393      	movs	r3, #147	@ 0x93
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	56d3      	ldrsb	r3, [r2, r3]
 8002980:	1acb      	subs	r3, r1, r3
 8002982:	d401      	bmi.n	8002988 <to_prev_intersection+0x11d6>
 8002984:	f7ff f811 	bl	80019aa <to_prev_intersection+0x1f8>
 8002988:	e002      	b.n	8002990 <to_prev_intersection+0x11de>
        return;
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	e000      	b.n	8002990 <to_prev_intersection+0x11de>
            return;
 800298e:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8002990:	46bd      	mov	sp, r7
 8002992:	b013      	add	sp, #76	@ 0x4c
 8002994:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002996 <DFS_explore>:

void DFS_explore(struct Maze* maze, struct Maze* sim_maze){
 8002996:	b590      	push	{r4, r7, lr}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	6039      	str	r1, [r7, #0]
	while (!maze->exploration_done)
 80029a0:	e1c1      	b.n	8002d26 <DFS_explore+0x390>
	    {
	        if (!maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2251      	movs	r2, #81	@ 0x51
 80029a6:	569b      	ldrsb	r3, [r3, r2]
 80029a8:	0018      	movs	r0, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2252      	movs	r2, #82	@ 0x52
 80029ae:	569b      	ldrsb	r3, [r3, r2]
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	001a      	movs	r2, r3
 80029b4:	00d2      	lsls	r2, r2, #3
 80029b6:	18d2      	adds	r2, r2, r3
 80029b8:	0003      	movs	r3, r0
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	181b      	adds	r3, r3, r0
 80029be:	00d8      	lsls	r0, r3, #3
 80029c0:	181b      	adds	r3, r3, r0
 80029c2:	18d3      	adds	r3, r2, r3
 80029c4:	18cb      	adds	r3, r1, r3
 80029c6:	3304      	adds	r3, #4
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d114      	bne.n	80029f8 <DFS_explore+0x62>
	        {
	            maze->cells[maze->curr_cell[0]][maze->curr_cell[1]].visited = 1;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2251      	movs	r2, #81	@ 0x51
 80029d2:	569b      	ldrsb	r3, [r3, r2]
 80029d4:	0018      	movs	r0, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2252      	movs	r2, #82	@ 0x52
 80029da:	569b      	ldrsb	r3, [r3, r2]
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	001a      	movs	r2, r3
 80029e0:	00d2      	lsls	r2, r2, #3
 80029e2:	18d2      	adds	r2, r2, r3
 80029e4:	0003      	movs	r3, r0
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	181b      	adds	r3, r3, r0
 80029ea:	00d8      	lsls	r0, r3, #3
 80029ec:	181b      	adds	r3, r3, r0
 80029ee:	18d3      	adds	r3, r2, r3
 80029f0:	18cb      	adds	r3, r1, r3
 80029f2:	3304      	adds	r3, #4
 80029f4:	2201      	movs	r2, #1
 80029f6:	701a      	strb	r2, [r3, #0]
	        }
	        update_adjacents(maze);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	0018      	movs	r0, r3
 80029fc:	f7fe fc89 	bl	8001312 <update_adjacents>
	        update_walls(maze,sim_maze);
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	0011      	movs	r1, r2
 8002a06:	0018      	movs	r0, r3
 8002a08:	f7fe f901 	bl	8000c0e <update_walls>

	        //  Move ahead if no other route:
	        if (SIM_wall_front(sim_maze)==0 && SIM_wall_left(sim_maze) && SIM_wall_right(sim_maze)==1)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	0018      	movs	r0, r3
 8002a10:	f7fe f807 	bl	8000a22 <SIM_wall_front>
 8002a14:	1e03      	subs	r3, r0, #0
 8002a16:	d113      	bne.n	8002a40 <DFS_explore+0xaa>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	0018      	movs	r0, r3
 8002a1c:	f7fd ff0b 	bl	8000836 <SIM_wall_left>
 8002a20:	1e03      	subs	r3, r0, #0
 8002a22:	d00d      	beq.n	8002a40 <DFS_explore+0xaa>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	0018      	movs	r0, r3
 8002a28:	f7fd ff80 	bl	800092c <SIM_wall_right>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d106      	bne.n	8002a40 <DFS_explore+0xaa>
	        {
	            move_forward(maze,sim_maze);
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	0011      	movs	r1, r2
 8002a38:	0018      	movs	r0, r3
 8002a3a:	f7fe fd89 	bl	8001550 <move_forward>
 8002a3e:	e172      	b.n	8002d26 <DFS_explore+0x390>
	        }
	        else if (SIM_wall_left(sim_maze)==1 && SIM_wall_front(sim_maze)==1 && SIM_wall_right(sim_maze)==0)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7fd fef7 	bl	8000836 <SIM_wall_left>
 8002a48:	0003      	movs	r3, r0
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d119      	bne.n	8002a82 <DFS_explore+0xec>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	0018      	movs	r0, r3
 8002a52:	f7fd ffe6 	bl	8000a22 <SIM_wall_front>
 8002a56:	0003      	movs	r3, r0
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d112      	bne.n	8002a82 <DFS_explore+0xec>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f7fd ff64 	bl	800092c <SIM_wall_right>
 8002a64:	1e03      	subs	r3, r0, #0
 8002a66:	d10c      	bne.n	8002a82 <DFS_explore+0xec>
	        {
	            turn_right(maze,sim_maze);
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	0011      	movs	r1, r2
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f7fe fdf6 	bl	8001660 <turn_right>
	            move_forward(maze,sim_maze);
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	0011      	movs	r1, r2
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	f7fe fd68 	bl	8001550 <move_forward>
 8002a80:	e151      	b.n	8002d26 <DFS_explore+0x390>
	        }
	        else if (SIM_wall_left(sim_maze)==0 && SIM_wall_front(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	0018      	movs	r0, r3
 8002a86:	f7fd fed6 	bl	8000836 <SIM_wall_left>
 8002a8a:	1e03      	subs	r3, r0, #0
 8002a8c:	d11a      	bne.n	8002ac4 <DFS_explore+0x12e>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	0018      	movs	r0, r3
 8002a92:	f7fd ffc6 	bl	8000a22 <SIM_wall_front>
 8002a96:	0003      	movs	r3, r0
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d113      	bne.n	8002ac4 <DFS_explore+0x12e>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f7fd ff44 	bl	800092c <SIM_wall_right>
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d10c      	bne.n	8002ac4 <DFS_explore+0x12e>
	        {
	            turn_left(maze,sim_maze);
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	0011      	movs	r1, r2
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f7fe fd9d 	bl	80015f0 <turn_left>
	            move_forward(maze,sim_maze);
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	0011      	movs	r1, r2
 8002abc:	0018      	movs	r0, r3
 8002abe:	f7fe fd47 	bl	8001550 <move_forward>
 8002ac2:	e130      	b.n	8002d26 <DFS_explore+0x390>
	        }
	        //  Dead End
	        else if (SIM_wall_front(sim_maze)==1 && SIM_wall_left(sim_maze)==1 && SIM_wall_right(sim_maze)==1)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f7fd ffab 	bl	8000a22 <SIM_wall_front>
 8002acc:	0003      	movs	r3, r0
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d114      	bne.n	8002afc <DFS_explore+0x166>
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f7fd feae 	bl	8000836 <SIM_wall_left>
 8002ada:	0003      	movs	r3, r0
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d10d      	bne.n	8002afc <DFS_explore+0x166>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f7fd ff22 	bl	800092c <SIM_wall_right>
 8002ae8:	0003      	movs	r3, r0
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d106      	bne.n	8002afc <DFS_explore+0x166>
	        {
	            // Go back to previous intersection
	            to_prev_intersection(maze,sim_maze);
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	0011      	movs	r1, r2
 8002af4:	0018      	movs	r0, r3
 8002af6:	f7fe fe5c 	bl	80017b2 <to_prev_intersection>
 8002afa:	e114      	b.n	8002d26 <DFS_explore+0x390>
	        }
	        //  Intersection found
	        else
	        {
	            if (maze->ISLen > 0 && // Add bounds check
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	22c0      	movs	r2, #192	@ 0xc0
 8002b00:	569b      	ldrsb	r3, [r3, r2]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	dd58      	ble.n	8002bb8 <DFS_explore+0x222>
	                (!(maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	22c0      	movs	r2, #192	@ 0xc0
 8002b0a:	569b      	ldrsb	r3, [r3, r2]
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	332c      	adds	r3, #44	@ 0x2c
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	18d3      	adds	r3, r2, r3
 8002b16:	3304      	adds	r3, #4
 8002b18:	2200      	movs	r2, #0
 8002b1a:	569a      	ldrsb	r2, [r3, r2]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2151      	movs	r1, #81	@ 0x51
 8002b20:	565b      	ldrsb	r3, [r3, r1]
	            if (maze->ISLen > 0 && // Add bounds check
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d10f      	bne.n	8002b46 <DFS_explore+0x1b0>
	                   maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])) &&
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	22c0      	movs	r2, #192	@ 0xc0
 8002b2a:	569b      	ldrsb	r3, [r3, r2]
 8002b2c:	3b01      	subs	r3, #1
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	215d      	movs	r1, #93	@ 0x5d
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	18d3      	adds	r3, r2, r3
 8002b36:	185b      	adds	r3, r3, r1
 8002b38:	2200      	movs	r2, #0
 8002b3a:	569a      	ldrsb	r2, [r3, r2]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2152      	movs	r1, #82	@ 0x52
 8002b40:	565b      	ldrsb	r3, [r3, r1]
	                (!(maze->intersection_stack[maze->ISLen - 1][0] == maze->curr_cell[0] &&
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d038      	beq.n	8002bb8 <DFS_explore+0x222>
	                (!(maze->curr_cell[0] == maze->prev_removed[0] && maze->curr_cell[1] == maze->prev_removed[1])))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2251      	movs	r2, #81	@ 0x51
 8002b4a:	569a      	ldrsb	r2, [r3, r2]
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	232c      	movs	r3, #44	@ 0x2c
 8002b50:	33ff      	adds	r3, #255	@ 0xff
 8002b52:	56cb      	ldrsb	r3, [r1, r3]
	                   maze->intersection_stack[maze->ISLen - 1][1] == maze->curr_cell[1])) &&
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d108      	bne.n	8002b6a <DFS_explore+0x1d4>
	                (!(maze->curr_cell[0] == maze->prev_removed[0] && maze->curr_cell[1] == maze->prev_removed[1])))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2252      	movs	r2, #82	@ 0x52
 8002b5c:	569a      	ldrsb	r2, [r3, r2]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	2396      	movs	r3, #150	@ 0x96
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	56cb      	ldrsb	r3, [r1, r3]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d026      	beq.n	8002bb8 <DFS_explore+0x222>
	            {
	                maze->intersection_stack[maze->ISLen][0] = maze->curr_cell[0];
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	22c0      	movs	r2, #192	@ 0xc0
 8002b6e:	569b      	ldrsb	r3, [r3, r2]
 8002b70:	0018      	movs	r0, r3
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2251      	movs	r2, #81	@ 0x51
 8002b76:	5699      	ldrsb	r1, [r3, r2]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	332c      	adds	r3, #44	@ 0x2c
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	18d3      	adds	r3, r2, r3
 8002b82:	3304      	adds	r3, #4
 8002b84:	1c0a      	adds	r2, r1, #0
 8002b86:	701a      	strb	r2, [r3, #0]
	                maze->intersection_stack[maze->ISLen][1] = maze->curr_cell[1];
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	22c0      	movs	r2, #192	@ 0xc0
 8002b8c:	569b      	ldrsb	r3, [r3, r2]
 8002b8e:	001c      	movs	r4, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2252      	movs	r2, #82	@ 0x52
 8002b94:	5698      	ldrsb	r0, [r3, r2]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	215d      	movs	r1, #93	@ 0x5d
 8002b9a:	0063      	lsls	r3, r4, #1
 8002b9c:	18d3      	adds	r3, r2, r3
 8002b9e:	185b      	adds	r3, r3, r1
 8002ba0:	1c02      	adds	r2, r0, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
	                maze->ISLen++;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	22c0      	movs	r2, #192	@ 0xc0
 8002ba8:	569b      	ldrsb	r3, [r3, r2]
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	3301      	adds	r3, #1
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	b259      	sxtb	r1, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	22c0      	movs	r2, #192	@ 0xc0
 8002bb6:	5499      	strb	r1, [r3, r2]
	            }

	            if (SIM_wall_left(sim_maze)==0 && maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	0018      	movs	r0, r3
 8002bbc:	f7fd fe3b 	bl	8000836 <SIM_wall_left>
 8002bc0:	1e03      	subs	r3, r0, #0
 8002bc2:	d136      	bne.n	8002c32 <DFS_explore+0x29c>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2257      	movs	r2, #87	@ 0x57
 8002bc8:	569b      	ldrsb	r3, [r3, r2]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	db31      	blt.n	8002c32 <DFS_explore+0x29c>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2257      	movs	r2, #87	@ 0x57
 8002bd2:	569b      	ldrsb	r3, [r3, r2]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	dc2c      	bgt.n	8002c32 <DFS_explore+0x29c>
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_x_len &&
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2258      	movs	r2, #88	@ 0x58
 8002bdc:	569b      	ldrsb	r3, [r3, r2]
	            if (SIM_wall_left(sim_maze)==0 && maze->left_cell[0] >= 0 && maze->left_cell[0] < maze_x_len &&
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	db27      	blt.n	8002c32 <DFS_explore+0x29c>
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_x_len &&
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2258      	movs	r2, #88	@ 0x58
 8002be6:	569b      	ldrsb	r3, [r3, r2]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	dc22      	bgt.n	8002c32 <DFS_explore+0x29c>
	                maze->cells[maze->left_cell[0]][maze->left_cell[1]].visited==0)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2257      	movs	r2, #87	@ 0x57
 8002bf0:	569b      	ldrsb	r3, [r3, r2]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2258      	movs	r2, #88	@ 0x58
 8002bf8:	569b      	ldrsb	r3, [r3, r2]
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	001a      	movs	r2, r3
 8002bfe:	00d2      	lsls	r2, r2, #3
 8002c00:	18d2      	adds	r2, r2, r3
 8002c02:	0003      	movs	r3, r0
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	181b      	adds	r3, r3, r0
 8002c08:	00d8      	lsls	r0, r3, #3
 8002c0a:	181b      	adds	r3, r3, r0
 8002c0c:	18d3      	adds	r3, r2, r3
 8002c0e:	18cb      	adds	r3, r1, r3
 8002c10:	3304      	adds	r3, #4
 8002c12:	781b      	ldrb	r3, [r3, #0]
	                maze->left_cell[1] >= 0 && maze->left_cell[1] < maze_x_len &&
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10c      	bne.n	8002c32 <DFS_explore+0x29c>
	            {
	                turn_left(maze,sim_maze);
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	0011      	movs	r1, r2
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f7fe fce6 	bl	80015f0 <turn_left>
	                move_forward(maze,sim_maze);
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	0011      	movs	r1, r2
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f7fe fc90 	bl	8001550 <move_forward>
	                continue;
 8002c30:	e079      	b.n	8002d26 <DFS_explore+0x390>
	            }
	            else if (SIM_wall_front(sim_maze)==0 && maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_y_len &&
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7fd fef4 	bl	8000a22 <SIM_wall_front>
 8002c3a:	1e03      	subs	r3, r0, #0
 8002c3c:	d130      	bne.n	8002ca0 <DFS_explore+0x30a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2255      	movs	r2, #85	@ 0x55
 8002c42:	569b      	ldrsb	r3, [r3, r2]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	db2b      	blt.n	8002ca0 <DFS_explore+0x30a>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2255      	movs	r2, #85	@ 0x55
 8002c4c:	569b      	ldrsb	r3, [r3, r2]
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	dc26      	bgt.n	8002ca0 <DFS_explore+0x30a>
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2256      	movs	r2, #86	@ 0x56
 8002c56:	569b      	ldrsb	r3, [r3, r2]
	            else if (SIM_wall_front(sim_maze)==0 && maze->front_cell[0] >= 0 && maze->front_cell[0] < maze_y_len &&
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	db21      	blt.n	8002ca0 <DFS_explore+0x30a>
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2256      	movs	r2, #86	@ 0x56
 8002c60:	569b      	ldrsb	r3, [r3, r2]
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	dc1c      	bgt.n	8002ca0 <DFS_explore+0x30a>
	                     maze->cells[maze->front_cell[0]][maze->front_cell[1]].visited==0)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2255      	movs	r2, #85	@ 0x55
 8002c6a:	569b      	ldrsb	r3, [r3, r2]
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2256      	movs	r2, #86	@ 0x56
 8002c72:	569b      	ldrsb	r3, [r3, r2]
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	001a      	movs	r2, r3
 8002c78:	00d2      	lsls	r2, r2, #3
 8002c7a:	18d2      	adds	r2, r2, r3
 8002c7c:	0003      	movs	r3, r0
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	181b      	adds	r3, r3, r0
 8002c82:	00d8      	lsls	r0, r3, #3
 8002c84:	181b      	adds	r3, r3, r0
 8002c86:	18d3      	adds	r3, r2, r3
 8002c88:	18cb      	adds	r3, r1, r3
 8002c8a:	3304      	adds	r3, #4
 8002c8c:	781b      	ldrb	r3, [r3, #0]
	                     maze->front_cell[1] >= 0 && maze->front_cell[1] < maze_y_len &&
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d106      	bne.n	8002ca0 <DFS_explore+0x30a>
	            {
	                move_forward(maze,sim_maze);
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	0011      	movs	r1, r2
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f7fe fc59 	bl	8001550 <move_forward>
	                continue;
 8002c9e:	e042      	b.n	8002d26 <DFS_explore+0x390>
	            }
	            else if (SIM_wall_right(sim_maze)==0 && maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	f7fd fe42 	bl	800092c <SIM_wall_right>
 8002ca8:	1e03      	subs	r3, r0, #0
 8002caa:	d136      	bne.n	8002d1a <DFS_explore+0x384>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2259      	movs	r2, #89	@ 0x59
 8002cb0:	569b      	ldrsb	r3, [r3, r2]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	db31      	blt.n	8002d1a <DFS_explore+0x384>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2259      	movs	r2, #89	@ 0x59
 8002cba:	569b      	ldrsb	r3, [r3, r2]
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	dc2c      	bgt.n	8002d1a <DFS_explore+0x384>
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_x_len &&
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	225a      	movs	r2, #90	@ 0x5a
 8002cc4:	569b      	ldrsb	r3, [r3, r2]
	            else if (SIM_wall_right(sim_maze)==0 && maze->right_cell[0] >= 0 && maze->right_cell[0] < maze_x_len &&
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	db27      	blt.n	8002d1a <DFS_explore+0x384>
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_x_len &&
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	225a      	movs	r2, #90	@ 0x5a
 8002cce:	569b      	ldrsb	r3, [r3, r2]
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	dc22      	bgt.n	8002d1a <DFS_explore+0x384>
	                     maze->cells[maze->right_cell[0]][maze->right_cell[1]].visited==0)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2259      	movs	r2, #89	@ 0x59
 8002cd8:	569b      	ldrsb	r3, [r3, r2]
 8002cda:	0018      	movs	r0, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	225a      	movs	r2, #90	@ 0x5a
 8002ce0:	569b      	ldrsb	r3, [r3, r2]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	001a      	movs	r2, r3
 8002ce6:	00d2      	lsls	r2, r2, #3
 8002ce8:	18d2      	adds	r2, r2, r3
 8002cea:	0003      	movs	r3, r0
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	181b      	adds	r3, r3, r0
 8002cf0:	00d8      	lsls	r0, r3, #3
 8002cf2:	181b      	adds	r3, r3, r0
 8002cf4:	18d3      	adds	r3, r2, r3
 8002cf6:	18cb      	adds	r3, r1, r3
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	781b      	ldrb	r3, [r3, #0]
	                     maze->right_cell[1] >= 0 && maze->right_cell[1] < maze_x_len &&
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10c      	bne.n	8002d1a <DFS_explore+0x384>
	            {
	                turn_right(maze,sim_maze);
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	0011      	movs	r1, r2
 8002d06:	0018      	movs	r0, r3
 8002d08:	f7fe fcaa 	bl	8001660 <turn_right>
	                move_forward(maze,sim_maze);
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	0011      	movs	r1, r2
 8002d12:	0018      	movs	r0, r3
 8002d14:	f7fe fc1c 	bl	8001550 <move_forward>
	                continue;
 8002d18:	e005      	b.n	8002d26 <DFS_explore+0x390>
	            }
	            else
	            {
	                // Go back to previous intersection
	                to_prev_intersection(maze,sim_maze);
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	0011      	movs	r1, r2
 8002d20:	0018      	movs	r0, r3
 8002d22:	f7fe fd46 	bl	80017b2 <to_prev_intersection>
	while (!maze->exploration_done)
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	232e      	movs	r3, #46	@ 0x2e
 8002d2a:	33ff      	adds	r3, #255	@ 0xff
 8002d2c:	56d3      	ldrsb	r3, [r2, r3]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d100      	bne.n	8002d34 <DFS_explore+0x39e>
 8002d32:	e636      	b.n	80029a2 <DFS_explore+0xc>
	            }
	        }
	    }
}
 8002d34:	46c0      	nop			@ (mov r8, r8)
 8002d36:	46c0      	nop			@ (mov r8, r8)
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	b003      	add	sp, #12
 8002d3c:	bd90      	pop	{r4, r7, pc}
	...

08002d40 <main>:
static void MX_GPIO_Init(void);
static void MX_RTC_Init(void);
static void MX_SPI1_Init(void);
static void MX_USART2_UART_Init(void);
int main(void)
{
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	4c17      	ldr	r4, [pc, #92]	@ (8002da0 <main+0x60>)
 8002d44:	44a5      	add	sp, r4
 8002d46:	af00      	add	r7, sp, #0
  HAL_Init();
 8002d48:	f000 fbc4 	bl	80034d4 <HAL_Init>
  SystemClock_Config();
 8002d4c:	f000 f82a 	bl	8002da4 <SystemClock_Config>
  MX_GPIO_Init();
 8002d50:	f000 f9aa 	bl	80030a8 <MX_GPIO_Init>
  MX_RTC_Init();
 8002d54:	f000 f8a0 	bl	8002e98 <MX_RTC_Init>
  MX_SPI1_Init();
 8002d58:	f000 f93e 	bl	8002fd8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002d5c:	f000 f974 	bl	8003048 <MX_USART2_UART_Init>


  struct Maze sim_maze;
  Maze(&sim_maze,0,2);
 8002d60:	249a      	movs	r4, #154	@ 0x9a
 8002d62:	0064      	lsls	r4, r4, #1
 8002d64:	193b      	adds	r3, r7, r4
 8002d66:	2202      	movs	r2, #2
 8002d68:	2100      	movs	r1, #0
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f7fd fb88 	bl	8000480 <Maze>
  Maze_SIM(&sim_maze);
 8002d70:	193b      	adds	r3, r7, r4
 8002d72:	0018      	movs	r0, r3
 8002d74:	f7fd fc32 	bl	80005dc <Maze_SIM>

  struct Maze maze;
  Maze(&maze,0,2);
 8002d78:	1d3b      	adds	r3, r7, #4
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f7fd fb7e 	bl	8000480 <Maze>

  int a = 1;
 8002d84:	2301      	movs	r3, #1
 8002d86:	2299      	movs	r2, #153	@ 0x99
 8002d88:	0092      	lsls	r2, r2, #2
 8002d8a:	18ba      	adds	r2, r7, r2
 8002d8c:	6013      	str	r3, [r2, #0]
  DFS_explore(&maze,&sim_maze);
 8002d8e:	193a      	adds	r2, r7, r4
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	0011      	movs	r1, r2
 8002d94:	0018      	movs	r0, r3
 8002d96:	f7ff fdfe 	bl	8002996 <DFS_explore>


  while (1)
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	e7fd      	b.n	8002d9a <main+0x5a>
 8002d9e:	46c0      	nop			@ (mov r8, r8)
 8002da0:	fffffd94 	.word	0xfffffd94

08002da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002da4:	b590      	push	{r4, r7, lr}
 8002da6:	b09d      	sub	sp, #116	@ 0x74
 8002da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002daa:	2438      	movs	r4, #56	@ 0x38
 8002dac:	193b      	adds	r3, r7, r4
 8002dae:	0018      	movs	r0, r3
 8002db0:	2338      	movs	r3, #56	@ 0x38
 8002db2:	001a      	movs	r2, r3
 8002db4:	2100      	movs	r1, #0
 8002db6:	f003 fbc3 	bl	8006540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dba:	2324      	movs	r3, #36	@ 0x24
 8002dbc:	18fb      	adds	r3, r7, r3
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	2314      	movs	r3, #20
 8002dc2:	001a      	movs	r2, r3
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	f003 fbbb 	bl	8006540 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dca:	003b      	movs	r3, r7
 8002dcc:	0018      	movs	r0, r3
 8002dce:	2324      	movs	r3, #36	@ 0x24
 8002dd0:	001a      	movs	r2, r3
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	f003 fbb4 	bl	8006540 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e90 <SystemClock_Config+0xec>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a2d      	ldr	r2, [pc, #180]	@ (8002e94 <SystemClock_Config+0xf0>)
 8002dde:	401a      	ands	r2, r3
 8002de0:	4b2b      	ldr	r3, [pc, #172]	@ (8002e90 <SystemClock_Config+0xec>)
 8002de2:	2180      	movs	r1, #128	@ 0x80
 8002de4:	0109      	lsls	r1, r1, #4
 8002de6:	430a      	orrs	r2, r1
 8002de8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002dea:	0021      	movs	r1, r4
 8002dec:	187b      	adds	r3, r7, r1
 8002dee:	220a      	movs	r2, #10
 8002df0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002df2:	187b      	adds	r3, r7, r1
 8002df4:	2201      	movs	r2, #1
 8002df6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002df8:	187b      	adds	r3, r7, r1
 8002dfa:	2210      	movs	r2, #16
 8002dfc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002dfe:	187b      	adds	r3, r7, r1
 8002e00:	2201      	movs	r2, #1
 8002e02:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e04:	187b      	adds	r3, r7, r1
 8002e06:	2202      	movs	r2, #2
 8002e08:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e0a:	187b      	adds	r3, r7, r1
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8002e10:	187b      	adds	r3, r7, r1
 8002e12:	2280      	movs	r2, #128	@ 0x80
 8002e14:	0312      	lsls	r2, r2, #12
 8002e16:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002e18:	187b      	adds	r3, r7, r1
 8002e1a:	2280      	movs	r2, #128	@ 0x80
 8002e1c:	0412      	lsls	r2, r2, #16
 8002e1e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e20:	187b      	adds	r3, r7, r1
 8002e22:	0018      	movs	r0, r3
 8002e24:	f000 feee 	bl	8003c04 <HAL_RCC_OscConfig>
 8002e28:	1e03      	subs	r3, r0, #0
 8002e2a:	d001      	beq.n	8002e30 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002e2c:	f000 f9ec 	bl	8003208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e30:	2124      	movs	r1, #36	@ 0x24
 8002e32:	187b      	adds	r3, r7, r1
 8002e34:	220f      	movs	r2, #15
 8002e36:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e38:	187b      	adds	r3, r7, r1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e3e:	187b      	adds	r3, r7, r1
 8002e40:	2200      	movs	r2, #0
 8002e42:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	2200      	movs	r2, #0
 8002e48:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e4a:	187b      	adds	r3, r7, r1
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002e50:	187b      	adds	r3, r7, r1
 8002e52:	2101      	movs	r1, #1
 8002e54:	0018      	movs	r0, r3
 8002e56:	f001 faa9 	bl	80043ac <HAL_RCC_ClockConfig>
 8002e5a:	1e03      	subs	r3, r0, #0
 8002e5c:	d001      	beq.n	8002e62 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8002e5e:	f000 f9d3 	bl	8003208 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8002e62:	003b      	movs	r3, r7
 8002e64:	2222      	movs	r2, #34	@ 0x22
 8002e66:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e68:	003b      	movs	r3, r7
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002e6e:	003b      	movs	r3, r7
 8002e70:	2280      	movs	r2, #128	@ 0x80
 8002e72:	0292      	lsls	r2, r2, #10
 8002e74:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e76:	003b      	movs	r3, r7
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f001 fc9b 	bl	80047b4 <HAL_RCCEx_PeriphCLKConfig>
 8002e7e:	1e03      	subs	r3, r0, #0
 8002e80:	d001      	beq.n	8002e86 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8002e82:	f000 f9c1 	bl	8003208 <Error_Handler>
  }
}
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b01d      	add	sp, #116	@ 0x74
 8002e8c:	bd90      	pop	{r4, r7, pc}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
 8002e90:	40007000 	.word	0x40007000
 8002e94:	ffffe7ff 	.word	0xffffe7ff

08002e98 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b090      	sub	sp, #64	@ 0x40
 8002e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002e9e:	232c      	movs	r3, #44	@ 0x2c
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	0018      	movs	r0, r3
 8002ea4:	2314      	movs	r3, #20
 8002ea6:	001a      	movs	r2, r3
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	f003 fb49 	bl	8006540 <memset>
  RTC_DateTypeDef sDate = {0};
 8002eae:	2328      	movs	r3, #40	@ 0x28
 8002eb0:	18fb      	adds	r3, r7, r3
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002eb6:	003b      	movs	r3, r7
 8002eb8:	0018      	movs	r0, r3
 8002eba:	2328      	movs	r3, #40	@ 0x28
 8002ebc:	001a      	movs	r2, r3
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f003 fb3e 	bl	8006540 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ec4:	4b41      	ldr	r3, [pc, #260]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ec6:	4a42      	ldr	r2, [pc, #264]	@ (8002fd0 <MX_RTC_Init+0x138>)
 8002ec8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002eca:	4b40      	ldr	r3, [pc, #256]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8002ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ed2:	221f      	movs	r2, #31
 8002ed4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8002ed6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ed8:	4a3e      	ldr	r2, [pc, #248]	@ (8002fd4 <MX_RTC_Init+0x13c>)
 8002eda:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002edc:	4b3b      	ldr	r3, [pc, #236]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002ee2:	4b3a      	ldr	r3, [pc, #232]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ee8:	4b38      	ldr	r3, [pc, #224]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002eee:	4b37      	ldr	r3, [pc, #220]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ef4:	4b35      	ldr	r3, [pc, #212]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	f001 fdb8 	bl	8004a6c <HAL_RTC_Init>
 8002efc:	1e03      	subs	r3, r0, #0
 8002efe:	d001      	beq.n	8002f04 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8002f00:	f000 f982 	bl	8003208 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002f04:	212c      	movs	r1, #44	@ 0x2c
 8002f06:	187b      	adds	r3, r7, r1
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002f0c:	187b      	adds	r3, r7, r1
 8002f0e:	2200      	movs	r2, #0
 8002f10:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002f12:	187b      	adds	r3, r7, r1
 8002f14:	2200      	movs	r2, #0
 8002f16:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002f1e:	187b      	adds	r3, r7, r1
 8002f20:	2200      	movs	r2, #0
 8002f22:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002f24:	1879      	adds	r1, r7, r1
 8002f26:	4b29      	ldr	r3, [pc, #164]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f001 fe3a 	bl	8004ba4 <HAL_RTC_SetTime>
 8002f30:	1e03      	subs	r3, r0, #0
 8002f32:	d001      	beq.n	8002f38 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8002f34:	f000 f968 	bl	8003208 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002f38:	2128      	movs	r1, #40	@ 0x28
 8002f3a:	187b      	adds	r3, r7, r1
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002f40:	187b      	adds	r3, r7, r1
 8002f42:	2201      	movs	r2, #1
 8002f44:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002f46:	187b      	adds	r3, r7, r1
 8002f48:	2201      	movs	r2, #1
 8002f4a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002f4c:	187b      	adds	r3, r7, r1
 8002f4e:	2200      	movs	r2, #0
 8002f50:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002f52:	1879      	adds	r1, r7, r1
 8002f54:	4b1d      	ldr	r3, [pc, #116]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f001 fecd 	bl	8004cf8 <HAL_RTC_SetDate>
 8002f5e:	1e03      	subs	r3, r0, #0
 8002f60:	d001      	beq.n	8002f66 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8002f62:	f000 f951 	bl	8003208 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002f66:	003b      	movs	r3, r7
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002f6c:	003b      	movs	r3, r7
 8002f6e:	2200      	movs	r2, #0
 8002f70:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002f72:	003b      	movs	r3, r7
 8002f74:	2200      	movs	r2, #0
 8002f76:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002f78:	003b      	movs	r3, r7
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002f7e:	003b      	movs	r3, r7
 8002f80:	2200      	movs	r2, #0
 8002f82:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002f84:	003b      	movs	r3, r7
 8002f86:	2200      	movs	r2, #0
 8002f88:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002f8a:	003b      	movs	r3, r7
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8002f90:	003b      	movs	r3, r7
 8002f92:	22f0      	movs	r2, #240	@ 0xf0
 8002f94:	0512      	lsls	r2, r2, #20
 8002f96:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002f98:	003b      	movs	r3, r7
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002f9e:	003b      	movs	r3, r7
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002fa6:	003b      	movs	r3, r7
 8002fa8:	2280      	movs	r2, #128	@ 0x80
 8002faa:	0052      	lsls	r2, r2, #1
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002fae:	0039      	movs	r1, r7
 8002fb0:	4b06      	ldr	r3, [pc, #24]	@ (8002fcc <MX_RTC_Init+0x134>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f001 ff33 	bl	8004e20 <HAL_RTC_SetAlarm_IT>
 8002fba:	1e03      	subs	r3, r0, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8002fbe:	f000 f923 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002fc2:	46c0      	nop			@ (mov r8, r8)
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	b010      	add	sp, #64	@ 0x40
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	20000028 	.word	0x20000028
 8002fd0:	40002800 	.word	0x40002800
 8002fd4:	000003ff 	.word	0x000003ff

08002fd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002fdc:	4b18      	ldr	r3, [pc, #96]	@ (8003040 <MX_SPI1_Init+0x68>)
 8002fde:	4a19      	ldr	r2, [pc, #100]	@ (8003044 <MX_SPI1_Init+0x6c>)
 8002fe0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002fe2:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <MX_SPI1_Init+0x68>)
 8002fe4:	2282      	movs	r2, #130	@ 0x82
 8002fe6:	0052      	lsls	r2, r2, #1
 8002fe8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002fea:	4b15      	ldr	r3, [pc, #84]	@ (8003040 <MX_SPI1_Init+0x68>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ff0:	4b13      	ldr	r3, [pc, #76]	@ (8003040 <MX_SPI1_Init+0x68>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ff6:	4b12      	ldr	r3, [pc, #72]	@ (8003040 <MX_SPI1_Init+0x68>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ffc:	4b10      	ldr	r3, [pc, #64]	@ (8003040 <MX_SPI1_Init+0x68>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003002:	4b0f      	ldr	r3, [pc, #60]	@ (8003040 <MX_SPI1_Init+0x68>)
 8003004:	2280      	movs	r2, #128	@ 0x80
 8003006:	0092      	lsls	r2, r2, #2
 8003008:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800300a:	4b0d      	ldr	r3, [pc, #52]	@ (8003040 <MX_SPI1_Init+0x68>)
 800300c:	2220      	movs	r2, #32
 800300e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003010:	4b0b      	ldr	r3, [pc, #44]	@ (8003040 <MX_SPI1_Init+0x68>)
 8003012:	2200      	movs	r2, #0
 8003014:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003016:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <MX_SPI1_Init+0x68>)
 8003018:	2200      	movs	r2, #0
 800301a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800301c:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <MX_SPI1_Init+0x68>)
 800301e:	2200      	movs	r2, #0
 8003020:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003022:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <MX_SPI1_Init+0x68>)
 8003024:	2207      	movs	r2, #7
 8003026:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <MX_SPI1_Init+0x68>)
 800302a:	0018      	movs	r0, r3
 800302c:	f002 f970 	bl	8005310 <HAL_SPI_Init>
 8003030:	1e03      	subs	r3, r0, #0
 8003032:	d001      	beq.n	8003038 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003034:	f000 f8e8 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003038:	46c0      	nop			@ (mov r8, r8)
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	2000004c 	.word	0x2000004c
 8003044:	40013000 	.word	0x40013000

08003048 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800304c:	4b14      	ldr	r3, [pc, #80]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 800304e:	4a15      	ldr	r2, [pc, #84]	@ (80030a4 <MX_USART2_UART_Init+0x5c>)
 8003050:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003052:	4b13      	ldr	r3, [pc, #76]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 8003054:	22e1      	movs	r2, #225	@ 0xe1
 8003056:	0252      	lsls	r2, r2, #9
 8003058:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800305a:	4b11      	ldr	r3, [pc, #68]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 800305c:	2200      	movs	r2, #0
 800305e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003060:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 8003062:	2200      	movs	r2, #0
 8003064:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003066:	4b0e      	ldr	r3, [pc, #56]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 8003068:	2200      	movs	r2, #0
 800306a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800306c:	4b0c      	ldr	r3, [pc, #48]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 800306e:	220c      	movs	r2, #12
 8003070:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003072:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 8003074:	2200      	movs	r2, #0
 8003076:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003078:	4b09      	ldr	r3, [pc, #36]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 800307a:	2200      	movs	r2, #0
 800307c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800307e:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 8003080:	2200      	movs	r2, #0
 8003082:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003084:	4b06      	ldr	r3, [pc, #24]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 8003086:	2200      	movs	r2, #0
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800308a:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <MX_USART2_UART_Init+0x58>)
 800308c:	0018      	movs	r0, r3
 800308e:	f002 f9d3 	bl	8005438 <HAL_UART_Init>
 8003092:	1e03      	subs	r3, r0, #0
 8003094:	d001      	beq.n	800309a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003096:	f000 f8b7 	bl	8003208 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800309a:	46c0      	nop			@ (mov r8, r8)
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	200000a4 	.word	0x200000a4
 80030a4:	40004400 	.word	0x40004400

080030a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030a8:	b590      	push	{r4, r7, lr}
 80030aa:	b08b      	sub	sp, #44	@ 0x2c
 80030ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ae:	2414      	movs	r4, #20
 80030b0:	193b      	adds	r3, r7, r4
 80030b2:	0018      	movs	r0, r3
 80030b4:	2314      	movs	r3, #20
 80030b6:	001a      	movs	r2, r3
 80030b8:	2100      	movs	r1, #0
 80030ba:	f003 fa41 	bl	8006540 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030be:	4b4e      	ldr	r3, [pc, #312]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030c2:	4b4d      	ldr	r3, [pc, #308]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030c4:	2101      	movs	r1, #1
 80030c6:	430a      	orrs	r2, r1
 80030c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80030ca:	4b4b      	ldr	r3, [pc, #300]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ce:	2201      	movs	r2, #1
 80030d0:	4013      	ands	r3, r2
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d6:	4b48      	ldr	r3, [pc, #288]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030da:	4b47      	ldr	r3, [pc, #284]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030dc:	2102      	movs	r1, #2
 80030de:	430a      	orrs	r2, r1
 80030e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80030e2:	4b45      	ldr	r3, [pc, #276]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	2202      	movs	r2, #2
 80030e8:	4013      	ands	r3, r2
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030ee:	4b42      	ldr	r3, [pc, #264]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030f2:	4b41      	ldr	r3, [pc, #260]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030f4:	2104      	movs	r1, #4
 80030f6:	430a      	orrs	r2, r1
 80030f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80030fa:	4b3f      	ldr	r3, [pc, #252]	@ (80031f8 <MX_GPIO_Init+0x150>)
 80030fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fe:	2204      	movs	r2, #4
 8003100:	4013      	ands	r3, r2
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003106:	4b3c      	ldr	r3, [pc, #240]	@ (80031f8 <MX_GPIO_Init+0x150>)
 8003108:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800310a:	4b3b      	ldr	r3, [pc, #236]	@ (80031f8 <MX_GPIO_Init+0x150>)
 800310c:	2180      	movs	r1, #128	@ 0x80
 800310e:	430a      	orrs	r2, r1
 8003110:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003112:	4b39      	ldr	r3, [pc, #228]	@ (80031f8 <MX_GPIO_Init+0x150>)
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	2280      	movs	r2, #128	@ 0x80
 8003118:	4013      	ands	r3, r2
 800311a:	607b      	str	r3, [r7, #4]
 800311c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 800311e:	4937      	ldr	r1, [pc, #220]	@ (80031fc <MX_GPIO_Init+0x154>)
 8003120:	23a0      	movs	r3, #160	@ 0xa0
 8003122:	05db      	lsls	r3, r3, #23
 8003124:	2200      	movs	r2, #0
 8003126:	0018      	movs	r0, r3
 8003128:	f000 fd28 	bl	8003b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 800312c:	4b34      	ldr	r3, [pc, #208]	@ (8003200 <MX_GPIO_Init+0x158>)
 800312e:	2200      	movs	r2, #0
 8003130:	2107      	movs	r1, #7
 8003132:	0018      	movs	r0, r3
 8003134:	f000 fd22 	bl	8003b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8003138:	193b      	adds	r3, r7, r4
 800313a:	4a30      	ldr	r2, [pc, #192]	@ (80031fc <MX_GPIO_Init+0x154>)
 800313c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800313e:	193b      	adds	r3, r7, r4
 8003140:	2201      	movs	r2, #1
 8003142:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	193b      	adds	r3, r7, r4
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800314a:	193b      	adds	r3, r7, r4
 800314c:	2202      	movs	r2, #2
 800314e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003150:	193a      	adds	r2, r7, r4
 8003152:	23a0      	movs	r3, #160	@ 0xa0
 8003154:	05db      	lsls	r3, r3, #23
 8003156:	0011      	movs	r1, r2
 8003158:	0018      	movs	r0, r3
 800315a:	f000 fb91 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 800315e:	0021      	movs	r1, r4
 8003160:	187b      	adds	r3, r7, r1
 8003162:	2213      	movs	r2, #19
 8003164:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003166:	187b      	adds	r3, r7, r1
 8003168:	2288      	movs	r2, #136	@ 0x88
 800316a:	0352      	lsls	r2, r2, #13
 800316c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316e:	187b      	adds	r3, r7, r1
 8003170:	2200      	movs	r2, #0
 8003172:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003174:	000c      	movs	r4, r1
 8003176:	187b      	adds	r3, r7, r1
 8003178:	4a22      	ldr	r2, [pc, #136]	@ (8003204 <MX_GPIO_Init+0x15c>)
 800317a:	0019      	movs	r1, r3
 800317c:	0010      	movs	r0, r2
 800317e:	f000 fb7f 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8003182:	0021      	movs	r1, r4
 8003184:	187b      	adds	r3, r7, r1
 8003186:	2280      	movs	r2, #128	@ 0x80
 8003188:	0192      	lsls	r2, r2, #6
 800318a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800318c:	187b      	adds	r3, r7, r1
 800318e:	2288      	movs	r2, #136	@ 0x88
 8003190:	0352      	lsls	r2, r2, #13
 8003192:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003194:	187b      	adds	r3, r7, r1
 8003196:	2200      	movs	r2, #0
 8003198:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 800319a:	000c      	movs	r4, r1
 800319c:	187b      	adds	r3, r7, r1
 800319e:	4a18      	ldr	r2, [pc, #96]	@ (8003200 <MX_GPIO_Init+0x158>)
 80031a0:	0019      	movs	r1, r3
 80031a2:	0010      	movs	r0, r2
 80031a4:	f000 fb6c 	bl	8003880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 80031a8:	0021      	movs	r1, r4
 80031aa:	187b      	adds	r3, r7, r1
 80031ac:	2207      	movs	r2, #7
 80031ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b0:	187b      	adds	r3, r7, r1
 80031b2:	2201      	movs	r2, #1
 80031b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b6:	187b      	adds	r3, r7, r1
 80031b8:	2200      	movs	r2, #0
 80031ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031bc:	187b      	adds	r3, r7, r1
 80031be:	2202      	movs	r2, #2
 80031c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031c2:	187b      	adds	r3, r7, r1
 80031c4:	4a0e      	ldr	r2, [pc, #56]	@ (8003200 <MX_GPIO_Init+0x158>)
 80031c6:	0019      	movs	r1, r3
 80031c8:	0010      	movs	r0, r2
 80031ca:	f000 fb59 	bl	8003880 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80031ce:	2200      	movs	r2, #0
 80031d0:	2100      	movs	r1, #0
 80031d2:	2005      	movs	r0, #5
 80031d4:	f000 fa9a 	bl	800370c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80031d8:	2005      	movs	r0, #5
 80031da:	f000 faac 	bl	8003736 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80031de:	2200      	movs	r2, #0
 80031e0:	2100      	movs	r1, #0
 80031e2:	2007      	movs	r0, #7
 80031e4:	f000 fa92 	bl	800370c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80031e8:	2007      	movs	r0, #7
 80031ea:	f000 faa4 	bl	8003736 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80031ee:	46c0      	nop			@ (mov r8, r8)
 80031f0:	46bd      	mov	sp, r7
 80031f2:	b00b      	add	sp, #44	@ 0x2c
 80031f4:	bd90      	pop	{r4, r7, pc}
 80031f6:	46c0      	nop			@ (mov r8, r8)
 80031f8:	40021000 	.word	0x40021000
 80031fc:	00009002 	.word	0x00009002
 8003200:	50000800 	.word	0x50000800
 8003204:	50000400 	.word	0x50000400

08003208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800320c:	b672      	cpsid	i
}
 800320e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003210:	46c0      	nop			@ (mov r8, r8)
 8003212:	e7fd      	b.n	8003210 <Error_Handler+0x8>

08003214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003218:	4b07      	ldr	r3, [pc, #28]	@ (8003238 <HAL_MspInit+0x24>)
 800321a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <HAL_MspInit+0x24>)
 800321e:	2101      	movs	r1, #1
 8003220:	430a      	orrs	r2, r1
 8003222:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003224:	4b04      	ldr	r3, [pc, #16]	@ (8003238 <HAL_MspInit+0x24>)
 8003226:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003228:	4b03      	ldr	r3, [pc, #12]	@ (8003238 <HAL_MspInit+0x24>)
 800322a:	2180      	movs	r1, #128	@ 0x80
 800322c:	0549      	lsls	r1, r1, #21
 800322e:	430a      	orrs	r2, r1
 8003230:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003232:	46c0      	nop			@ (mov r8, r8)
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40021000 	.word	0x40021000

0800323c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a0a      	ldr	r2, [pc, #40]	@ (8003274 <HAL_RTC_MspInit+0x38>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d10e      	bne.n	800326c <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800324e:	4b0a      	ldr	r3, [pc, #40]	@ (8003278 <HAL_RTC_MspInit+0x3c>)
 8003250:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003252:	4b09      	ldr	r3, [pc, #36]	@ (8003278 <HAL_RTC_MspInit+0x3c>)
 8003254:	2180      	movs	r1, #128	@ 0x80
 8003256:	02c9      	lsls	r1, r1, #11
 8003258:	430a      	orrs	r2, r1
 800325a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800325c:	2200      	movs	r2, #0
 800325e:	2100      	movs	r1, #0
 8003260:	2002      	movs	r0, #2
 8003262:	f000 fa53 	bl	800370c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8003266:	2002      	movs	r0, #2
 8003268:	f000 fa65 	bl	8003736 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800326c:	46c0      	nop			@ (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40002800 	.word	0x40002800
 8003278:	40021000 	.word	0x40021000

0800327c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800327c:	b590      	push	{r4, r7, lr}
 800327e:	b08b      	sub	sp, #44	@ 0x2c
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003284:	2414      	movs	r4, #20
 8003286:	193b      	adds	r3, r7, r4
 8003288:	0018      	movs	r0, r3
 800328a:	2314      	movs	r3, #20
 800328c:	001a      	movs	r2, r3
 800328e:	2100      	movs	r1, #0
 8003290:	f003 f956 	bl	8006540 <memset>
  if(hspi->Instance==SPI1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a28      	ldr	r2, [pc, #160]	@ (800333c <HAL_SPI_MspInit+0xc0>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d14a      	bne.n	8003334 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800329e:	4b28      	ldr	r3, [pc, #160]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032a2:	4b27      	ldr	r3, [pc, #156]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032a4:	2180      	movs	r1, #128	@ 0x80
 80032a6:	0149      	lsls	r1, r1, #5
 80032a8:	430a      	orrs	r2, r1
 80032aa:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ac:	4b24      	ldr	r3, [pc, #144]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b0:	4b23      	ldr	r3, [pc, #140]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032b2:	2102      	movs	r1, #2
 80032b4:	430a      	orrs	r2, r1
 80032b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032b8:	4b21      	ldr	r3, [pc, #132]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032bc:	2202      	movs	r2, #2
 80032be:	4013      	ands	r3, r2
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032ca:	2101      	movs	r1, #1
 80032cc:	430a      	orrs	r2, r1
 80032ce:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003340 <HAL_SPI_MspInit+0xc4>)
 80032d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d4:	2201      	movs	r2, #1
 80032d6:	4013      	ands	r3, r2
 80032d8:	60fb      	str	r3, [r7, #12]
 80032da:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 80032dc:	193b      	adds	r3, r7, r4
 80032de:	2208      	movs	r2, #8
 80032e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e2:	193b      	adds	r3, r7, r4
 80032e4:	2202      	movs	r2, #2
 80032e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e8:	193b      	adds	r3, r7, r4
 80032ea:	2200      	movs	r2, #0
 80032ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ee:	193b      	adds	r3, r7, r4
 80032f0:	2203      	movs	r2, #3
 80032f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80032f4:	193b      	adds	r3, r7, r4
 80032f6:	2200      	movs	r2, #0
 80032f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80032fa:	193b      	adds	r3, r7, r4
 80032fc:	4a11      	ldr	r2, [pc, #68]	@ (8003344 <HAL_SPI_MspInit+0xc8>)
 80032fe:	0019      	movs	r1, r3
 8003300:	0010      	movs	r0, r2
 8003302:	f000 fabd 	bl	8003880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8003306:	0021      	movs	r1, r4
 8003308:	187b      	adds	r3, r7, r1
 800330a:	22c0      	movs	r2, #192	@ 0xc0
 800330c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330e:	187b      	adds	r3, r7, r1
 8003310:	2202      	movs	r2, #2
 8003312:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003314:	187b      	adds	r3, r7, r1
 8003316:	2200      	movs	r2, #0
 8003318:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331a:	187b      	adds	r3, r7, r1
 800331c:	2203      	movs	r2, #3
 800331e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003320:	187b      	adds	r3, r7, r1
 8003322:	2200      	movs	r2, #0
 8003324:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003326:	187a      	adds	r2, r7, r1
 8003328:	23a0      	movs	r3, #160	@ 0xa0
 800332a:	05db      	lsls	r3, r3, #23
 800332c:	0011      	movs	r1, r2
 800332e:	0018      	movs	r0, r3
 8003330:	f000 faa6 	bl	8003880 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003334:	46c0      	nop			@ (mov r8, r8)
 8003336:	46bd      	mov	sp, r7
 8003338:	b00b      	add	sp, #44	@ 0x2c
 800333a:	bd90      	pop	{r4, r7, pc}
 800333c:	40013000 	.word	0x40013000
 8003340:	40021000 	.word	0x40021000
 8003344:	50000400 	.word	0x50000400

08003348 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003348:	b590      	push	{r4, r7, lr}
 800334a:	b089      	sub	sp, #36	@ 0x24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003350:	240c      	movs	r4, #12
 8003352:	193b      	adds	r3, r7, r4
 8003354:	0018      	movs	r0, r3
 8003356:	2314      	movs	r3, #20
 8003358:	001a      	movs	r2, r3
 800335a:	2100      	movs	r1, #0
 800335c:	f003 f8f0 	bl	8006540 <memset>
  if(huart->Instance==USART2)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a1c      	ldr	r2, [pc, #112]	@ (80033d8 <HAL_UART_MspInit+0x90>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d131      	bne.n	80033ce <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800336a:	4b1c      	ldr	r3, [pc, #112]	@ (80033dc <HAL_UART_MspInit+0x94>)
 800336c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800336e:	4b1b      	ldr	r3, [pc, #108]	@ (80033dc <HAL_UART_MspInit+0x94>)
 8003370:	2180      	movs	r1, #128	@ 0x80
 8003372:	0289      	lsls	r1, r1, #10
 8003374:	430a      	orrs	r2, r1
 8003376:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	4b18      	ldr	r3, [pc, #96]	@ (80033dc <HAL_UART_MspInit+0x94>)
 800337a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800337c:	4b17      	ldr	r3, [pc, #92]	@ (80033dc <HAL_UART_MspInit+0x94>)
 800337e:	2101      	movs	r1, #1
 8003380:	430a      	orrs	r2, r1
 8003382:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003384:	4b15      	ldr	r3, [pc, #84]	@ (80033dc <HAL_UART_MspInit+0x94>)
 8003386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003388:	2201      	movs	r2, #1
 800338a:	4013      	ands	r3, r2
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003390:	0021      	movs	r1, r4
 8003392:	187b      	adds	r3, r7, r1
 8003394:	220c      	movs	r2, #12
 8003396:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003398:	187b      	adds	r3, r7, r1
 800339a:	2202      	movs	r2, #2
 800339c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339e:	187b      	adds	r3, r7, r1
 80033a0:	2200      	movs	r2, #0
 80033a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033a4:	187b      	adds	r3, r7, r1
 80033a6:	2203      	movs	r2, #3
 80033a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80033aa:	187b      	adds	r3, r7, r1
 80033ac:	2204      	movs	r2, #4
 80033ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b0:	187a      	adds	r2, r7, r1
 80033b2:	23a0      	movs	r3, #160	@ 0xa0
 80033b4:	05db      	lsls	r3, r3, #23
 80033b6:	0011      	movs	r1, r2
 80033b8:	0018      	movs	r0, r3
 80033ba:	f000 fa61 	bl	8003880 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80033be:	2200      	movs	r2, #0
 80033c0:	2100      	movs	r1, #0
 80033c2:	201c      	movs	r0, #28
 80033c4:	f000 f9a2 	bl	800370c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033c8:	201c      	movs	r0, #28
 80033ca:	f000 f9b4 	bl	8003736 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80033ce:	46c0      	nop			@ (mov r8, r8)
 80033d0:	46bd      	mov	sp, r7
 80033d2:	b009      	add	sp, #36	@ 0x24
 80033d4:	bd90      	pop	{r4, r7, pc}
 80033d6:	46c0      	nop			@ (mov r8, r8)
 80033d8:	40004400 	.word	0x40004400
 80033dc:	40021000 	.word	0x40021000

080033e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033e4:	46c0      	nop			@ (mov r8, r8)
 80033e6:	e7fd      	b.n	80033e4 <NMI_Handler+0x4>

080033e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033ec:	46c0      	nop			@ (mov r8, r8)
 80033ee:	e7fd      	b.n	80033ec <HardFault_Handler+0x4>

080033f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80033f4:	46c0      	nop			@ (mov r8, r8)
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033fe:	46c0      	nop			@ (mov r8, r8)
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003408:	f000 f8b8 	bl	800357c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800340c:	46c0      	nop			@ (mov r8, r8)
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003418:	4b03      	ldr	r3, [pc, #12]	@ (8003428 <RTC_IRQHandler+0x14>)
 800341a:	0018      	movs	r0, r3
 800341c:	f001 fe62 	bl	80050e4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8003420:	46c0      	nop			@ (mov r8, r8)
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	46c0      	nop			@ (mov r8, r8)
 8003428:	20000028 	.word	0x20000028

0800342c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8003430:	2001      	movs	r0, #1
 8003432:	f000 fbc1 	bl	8003bb8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8003436:	2002      	movs	r0, #2
 8003438:	f000 fbbe 	bl	8003bb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800343c:	46c0      	nop			@ (mov r8, r8)
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8003446:	2010      	movs	r0, #16
 8003448:	f000 fbb6 	bl	8003bb8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 800344c:	2380      	movs	r3, #128	@ 0x80
 800344e:	019b      	lsls	r3, r3, #6
 8003450:	0018      	movs	r0, r3
 8003452:	f000 fbb1 	bl	8003bb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003456:	46c0      	nop			@ (mov r8, r8)
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003460:	4b03      	ldr	r3, [pc, #12]	@ (8003470 <USART2_IRQHandler+0x14>)
 8003462:	0018      	movs	r0, r3
 8003464:	f002 f83c 	bl	80054e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003468:	46c0      	nop			@ (mov r8, r8)
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	46c0      	nop			@ (mov r8, r8)
 8003470:	200000a4 	.word	0x200000a4

08003474 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003480:	480d      	ldr	r0, [pc, #52]	@ (80034b8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003482:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003484:	f7ff fff6 	bl	8003474 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003488:	480c      	ldr	r0, [pc, #48]	@ (80034bc <LoopForever+0x6>)
  ldr r1, =_edata
 800348a:	490d      	ldr	r1, [pc, #52]	@ (80034c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800348c:	4a0d      	ldr	r2, [pc, #52]	@ (80034c4 <LoopForever+0xe>)
  movs r3, #0
 800348e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003490:	e002      	b.n	8003498 <LoopCopyDataInit>

08003492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003496:	3304      	adds	r3, #4

08003498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800349a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800349c:	d3f9      	bcc.n	8003492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800349e:	4a0a      	ldr	r2, [pc, #40]	@ (80034c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80034a0:	4c0a      	ldr	r4, [pc, #40]	@ (80034cc <LoopForever+0x16>)
  movs r3, #0
 80034a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034a4:	e001      	b.n	80034aa <LoopFillZerobss>

080034a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034a8:	3204      	adds	r2, #4

080034aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034ac:	d3fb      	bcc.n	80034a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034ae:	f003 f84f 	bl	8006550 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034b2:	f7ff fc45 	bl	8002d40 <main>

080034b6 <LoopForever>:

LoopForever:
    b LoopForever
 80034b6:	e7fe      	b.n	80034b6 <LoopForever>
   ldr   r0, =_estack
 80034b8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80034bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034c0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80034c4:	0800662c 	.word	0x0800662c
  ldr r2, =_sbss
 80034c8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80034cc:	20000130 	.word	0x20000130

080034d0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034d0:	e7fe      	b.n	80034d0 <ADC1_COMP_IRQHandler>
	...

080034d4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80034da:	1dfb      	adds	r3, r7, #7
 80034dc:	2200      	movs	r2, #0
 80034de:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80034e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003510 <HAL_Init+0x3c>)
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_Init+0x3c>)
 80034e6:	2140      	movs	r1, #64	@ 0x40
 80034e8:	430a      	orrs	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034ec:	2000      	movs	r0, #0
 80034ee:	f000 f811 	bl	8003514 <HAL_InitTick>
 80034f2:	1e03      	subs	r3, r0, #0
 80034f4:	d003      	beq.n	80034fe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80034f6:	1dfb      	adds	r3, r7, #7
 80034f8:	2201      	movs	r2, #1
 80034fa:	701a      	strb	r2, [r3, #0]
 80034fc:	e001      	b.n	8003502 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80034fe:	f7ff fe89 	bl	8003214 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003502:	1dfb      	adds	r3, r7, #7
 8003504:	781b      	ldrb	r3, [r3, #0]
}
 8003506:	0018      	movs	r0, r3
 8003508:	46bd      	mov	sp, r7
 800350a:	b002      	add	sp, #8
 800350c:	bd80      	pop	{r7, pc}
 800350e:	46c0      	nop			@ (mov r8, r8)
 8003510:	40022000 	.word	0x40022000

08003514 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003514:	b590      	push	{r4, r7, lr}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800351c:	4b14      	ldr	r3, [pc, #80]	@ (8003570 <HAL_InitTick+0x5c>)
 800351e:	681c      	ldr	r4, [r3, #0]
 8003520:	4b14      	ldr	r3, [pc, #80]	@ (8003574 <HAL_InitTick+0x60>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	0019      	movs	r1, r3
 8003526:	23fa      	movs	r3, #250	@ 0xfa
 8003528:	0098      	lsls	r0, r3, #2
 800352a:	f7fc fded 	bl	8000108 <__udivsi3>
 800352e:	0003      	movs	r3, r0
 8003530:	0019      	movs	r1, r3
 8003532:	0020      	movs	r0, r4
 8003534:	f7fc fde8 	bl	8000108 <__udivsi3>
 8003538:	0003      	movs	r3, r0
 800353a:	0018      	movs	r0, r3
 800353c:	f000 f90b 	bl	8003756 <HAL_SYSTICK_Config>
 8003540:	1e03      	subs	r3, r0, #0
 8003542:	d001      	beq.n	8003548 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e00f      	b.n	8003568 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b03      	cmp	r3, #3
 800354c:	d80b      	bhi.n	8003566 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800354e:	6879      	ldr	r1, [r7, #4]
 8003550:	2301      	movs	r3, #1
 8003552:	425b      	negs	r3, r3
 8003554:	2200      	movs	r2, #0
 8003556:	0018      	movs	r0, r3
 8003558:	f000 f8d8 	bl	800370c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800355c:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <HAL_InitTick+0x64>)
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	e000      	b.n	8003568 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
}
 8003568:	0018      	movs	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	b003      	add	sp, #12
 800356e:	bd90      	pop	{r4, r7, pc}
 8003570:	20000000 	.word	0x20000000
 8003574:	20000008 	.word	0x20000008
 8003578:	20000004 	.word	0x20000004

0800357c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003580:	4b05      	ldr	r3, [pc, #20]	@ (8003598 <HAL_IncTick+0x1c>)
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	001a      	movs	r2, r3
 8003586:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_IncTick+0x20>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	18d2      	adds	r2, r2, r3
 800358c:	4b03      	ldr	r3, [pc, #12]	@ (800359c <HAL_IncTick+0x20>)
 800358e:	601a      	str	r2, [r3, #0]
}
 8003590:	46c0      	nop			@ (mov r8, r8)
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	20000008 	.word	0x20000008
 800359c:	2000012c 	.word	0x2000012c

080035a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  return uwTick;
 80035a4:	4b02      	ldr	r3, [pc, #8]	@ (80035b0 <HAL_GetTick+0x10>)
 80035a6:	681b      	ldr	r3, [r3, #0]
}
 80035a8:	0018      	movs	r0, r3
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	2000012c 	.word	0x2000012c

080035b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	0002      	movs	r2, r0
 80035bc:	1dfb      	adds	r3, r7, #7
 80035be:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2b7f      	cmp	r3, #127	@ 0x7f
 80035c6:	d809      	bhi.n	80035dc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	001a      	movs	r2, r3
 80035ce:	231f      	movs	r3, #31
 80035d0:	401a      	ands	r2, r3
 80035d2:	4b04      	ldr	r3, [pc, #16]	@ (80035e4 <__NVIC_EnableIRQ+0x30>)
 80035d4:	2101      	movs	r1, #1
 80035d6:	4091      	lsls	r1, r2
 80035d8:	000a      	movs	r2, r1
 80035da:	601a      	str	r2, [r3, #0]
  }
}
 80035dc:	46c0      	nop			@ (mov r8, r8)
 80035de:	46bd      	mov	sp, r7
 80035e0:	b002      	add	sp, #8
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	e000e100 	.word	0xe000e100

080035e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	0002      	movs	r2, r0
 80035f0:	6039      	str	r1, [r7, #0]
 80035f2:	1dfb      	adds	r3, r7, #7
 80035f4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035f6:	1dfb      	adds	r3, r7, #7
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80035fc:	d828      	bhi.n	8003650 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035fe:	4a2f      	ldr	r2, [pc, #188]	@ (80036bc <__NVIC_SetPriority+0xd4>)
 8003600:	1dfb      	adds	r3, r7, #7
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	b25b      	sxtb	r3, r3
 8003606:	089b      	lsrs	r3, r3, #2
 8003608:	33c0      	adds	r3, #192	@ 0xc0
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	589b      	ldr	r3, [r3, r2]
 800360e:	1dfa      	adds	r2, r7, #7
 8003610:	7812      	ldrb	r2, [r2, #0]
 8003612:	0011      	movs	r1, r2
 8003614:	2203      	movs	r2, #3
 8003616:	400a      	ands	r2, r1
 8003618:	00d2      	lsls	r2, r2, #3
 800361a:	21ff      	movs	r1, #255	@ 0xff
 800361c:	4091      	lsls	r1, r2
 800361e:	000a      	movs	r2, r1
 8003620:	43d2      	mvns	r2, r2
 8003622:	401a      	ands	r2, r3
 8003624:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	019b      	lsls	r3, r3, #6
 800362a:	22ff      	movs	r2, #255	@ 0xff
 800362c:	401a      	ands	r2, r3
 800362e:	1dfb      	adds	r3, r7, #7
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	0018      	movs	r0, r3
 8003634:	2303      	movs	r3, #3
 8003636:	4003      	ands	r3, r0
 8003638:	00db      	lsls	r3, r3, #3
 800363a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800363c:	481f      	ldr	r0, [pc, #124]	@ (80036bc <__NVIC_SetPriority+0xd4>)
 800363e:	1dfb      	adds	r3, r7, #7
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	b25b      	sxtb	r3, r3
 8003644:	089b      	lsrs	r3, r3, #2
 8003646:	430a      	orrs	r2, r1
 8003648:	33c0      	adds	r3, #192	@ 0xc0
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800364e:	e031      	b.n	80036b4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003650:	4a1b      	ldr	r2, [pc, #108]	@ (80036c0 <__NVIC_SetPriority+0xd8>)
 8003652:	1dfb      	adds	r3, r7, #7
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	0019      	movs	r1, r3
 8003658:	230f      	movs	r3, #15
 800365a:	400b      	ands	r3, r1
 800365c:	3b08      	subs	r3, #8
 800365e:	089b      	lsrs	r3, r3, #2
 8003660:	3306      	adds	r3, #6
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	18d3      	adds	r3, r2, r3
 8003666:	3304      	adds	r3, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	1dfa      	adds	r2, r7, #7
 800366c:	7812      	ldrb	r2, [r2, #0]
 800366e:	0011      	movs	r1, r2
 8003670:	2203      	movs	r2, #3
 8003672:	400a      	ands	r2, r1
 8003674:	00d2      	lsls	r2, r2, #3
 8003676:	21ff      	movs	r1, #255	@ 0xff
 8003678:	4091      	lsls	r1, r2
 800367a:	000a      	movs	r2, r1
 800367c:	43d2      	mvns	r2, r2
 800367e:	401a      	ands	r2, r3
 8003680:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	019b      	lsls	r3, r3, #6
 8003686:	22ff      	movs	r2, #255	@ 0xff
 8003688:	401a      	ands	r2, r3
 800368a:	1dfb      	adds	r3, r7, #7
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	0018      	movs	r0, r3
 8003690:	2303      	movs	r3, #3
 8003692:	4003      	ands	r3, r0
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003698:	4809      	ldr	r0, [pc, #36]	@ (80036c0 <__NVIC_SetPriority+0xd8>)
 800369a:	1dfb      	adds	r3, r7, #7
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	001c      	movs	r4, r3
 80036a0:	230f      	movs	r3, #15
 80036a2:	4023      	ands	r3, r4
 80036a4:	3b08      	subs	r3, #8
 80036a6:	089b      	lsrs	r3, r3, #2
 80036a8:	430a      	orrs	r2, r1
 80036aa:	3306      	adds	r3, #6
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	18c3      	adds	r3, r0, r3
 80036b0:	3304      	adds	r3, #4
 80036b2:	601a      	str	r2, [r3, #0]
}
 80036b4:	46c0      	nop			@ (mov r8, r8)
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b003      	add	sp, #12
 80036ba:	bd90      	pop	{r4, r7, pc}
 80036bc:	e000e100 	.word	0xe000e100
 80036c0:	e000ed00 	.word	0xe000ed00

080036c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	1e5a      	subs	r2, r3, #1
 80036d0:	2380      	movs	r3, #128	@ 0x80
 80036d2:	045b      	lsls	r3, r3, #17
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d301      	bcc.n	80036dc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036d8:	2301      	movs	r3, #1
 80036da:	e010      	b.n	80036fe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003708 <SysTick_Config+0x44>)
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	3a01      	subs	r2, #1
 80036e2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036e4:	2301      	movs	r3, #1
 80036e6:	425b      	negs	r3, r3
 80036e8:	2103      	movs	r1, #3
 80036ea:	0018      	movs	r0, r3
 80036ec:	f7ff ff7c 	bl	80035e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f0:	4b05      	ldr	r3, [pc, #20]	@ (8003708 <SysTick_Config+0x44>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036f6:	4b04      	ldr	r3, [pc, #16]	@ (8003708 <SysTick_Config+0x44>)
 80036f8:	2207      	movs	r2, #7
 80036fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	0018      	movs	r0, r3
 8003700:	46bd      	mov	sp, r7
 8003702:	b002      	add	sp, #8
 8003704:	bd80      	pop	{r7, pc}
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	e000e010 	.word	0xe000e010

0800370c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	607a      	str	r2, [r7, #4]
 8003716:	210f      	movs	r1, #15
 8003718:	187b      	adds	r3, r7, r1
 800371a:	1c02      	adds	r2, r0, #0
 800371c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	187b      	adds	r3, r7, r1
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	b25b      	sxtb	r3, r3
 8003726:	0011      	movs	r1, r2
 8003728:	0018      	movs	r0, r3
 800372a:	f7ff ff5d 	bl	80035e8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800372e:	46c0      	nop			@ (mov r8, r8)
 8003730:	46bd      	mov	sp, r7
 8003732:	b004      	add	sp, #16
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	0002      	movs	r2, r0
 800373e:	1dfb      	adds	r3, r7, #7
 8003740:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003742:	1dfb      	adds	r3, r7, #7
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	b25b      	sxtb	r3, r3
 8003748:	0018      	movs	r0, r3
 800374a:	f7ff ff33 	bl	80035b4 <__NVIC_EnableIRQ>
}
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	46bd      	mov	sp, r7
 8003752:	b002      	add	sp, #8
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b082      	sub	sp, #8
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	0018      	movs	r0, r3
 8003762:	f7ff ffaf 	bl	80036c4 <SysTick_Config>
 8003766:	0003      	movs	r3, r0
}
 8003768:	0018      	movs	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	b002      	add	sp, #8
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003778:	230f      	movs	r3, #15
 800377a:	18fb      	adds	r3, r7, r3
 800377c:	2200      	movs	r2, #0
 800377e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2225      	movs	r2, #37	@ 0x25
 8003784:	5c9b      	ldrb	r3, [r3, r2]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b02      	cmp	r3, #2
 800378a:	d008      	beq.n	800379e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2204      	movs	r2, #4
 8003790:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2224      	movs	r2, #36	@ 0x24
 8003796:	2100      	movs	r1, #0
 8003798:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e024      	b.n	80037e8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	210e      	movs	r1, #14
 80037aa:	438a      	bics	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2101      	movs	r1, #1
 80037ba:	438a      	bics	r2, r1
 80037bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	221c      	movs	r2, #28
 80037c4:	401a      	ands	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ca:	2101      	movs	r1, #1
 80037cc:	4091      	lsls	r1, r2
 80037ce:	000a      	movs	r2, r1
 80037d0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2225      	movs	r2, #37	@ 0x25
 80037d6:	2101      	movs	r1, #1
 80037d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2224      	movs	r2, #36	@ 0x24
 80037de:	2100      	movs	r1, #0
 80037e0:	5499      	strb	r1, [r3, r2]

    return status;
 80037e2:	230f      	movs	r3, #15
 80037e4:	18fb      	adds	r3, r7, r3
 80037e6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80037e8:	0018      	movs	r0, r3
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b004      	add	sp, #16
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037f8:	210f      	movs	r1, #15
 80037fa:	187b      	adds	r3, r7, r1
 80037fc:	2200      	movs	r2, #0
 80037fe:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2225      	movs	r2, #37	@ 0x25
 8003804:	5c9b      	ldrb	r3, [r3, r2]
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d006      	beq.n	800381a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2204      	movs	r2, #4
 8003810:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003812:	187b      	adds	r3, r7, r1
 8003814:	2201      	movs	r2, #1
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	e02a      	b.n	8003870 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	210e      	movs	r1, #14
 8003826:	438a      	bics	r2, r1
 8003828:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2101      	movs	r1, #1
 8003836:	438a      	bics	r2, r1
 8003838:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800383e:	221c      	movs	r2, #28
 8003840:	401a      	ands	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003846:	2101      	movs	r1, #1
 8003848:	4091      	lsls	r1, r2
 800384a:	000a      	movs	r2, r1
 800384c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2225      	movs	r2, #37	@ 0x25
 8003852:	2101      	movs	r1, #1
 8003854:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2224      	movs	r2, #36	@ 0x24
 800385a:	2100      	movs	r1, #0
 800385c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003862:	2b00      	cmp	r3, #0
 8003864:	d004      	beq.n	8003870 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	0010      	movs	r0, r2
 800386e:	4798      	blx	r3
    }
  }
  return status;
 8003870:	230f      	movs	r3, #15
 8003872:	18fb      	adds	r3, r7, r3
 8003874:	781b      	ldrb	r3, [r3, #0]
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	b004      	add	sp, #16
 800387c:	bd80      	pop	{r7, pc}
	...

08003880 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800388e:	2300      	movs	r3, #0
 8003890:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003892:	2300      	movs	r3, #0
 8003894:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003896:	e155      	b.n	8003b44 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2101      	movs	r1, #1
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4091      	lsls	r1, r2
 80038a2:	000a      	movs	r2, r1
 80038a4:	4013      	ands	r3, r2
 80038a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d100      	bne.n	80038b0 <HAL_GPIO_Init+0x30>
 80038ae:	e146      	b.n	8003b3e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	2203      	movs	r2, #3
 80038b6:	4013      	ands	r3, r2
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d005      	beq.n	80038c8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	2203      	movs	r2, #3
 80038c2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d130      	bne.n	800392a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	2203      	movs	r2, #3
 80038d4:	409a      	lsls	r2, r3
 80038d6:	0013      	movs	r3, r2
 80038d8:	43da      	mvns	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	4013      	ands	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	68da      	ldr	r2, [r3, #12]
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	409a      	lsls	r2, r3
 80038ea:	0013      	movs	r3, r2
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038fe:	2201      	movs	r2, #1
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	409a      	lsls	r2, r3
 8003904:	0013      	movs	r3, r2
 8003906:	43da      	mvns	r2, r3
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4013      	ands	r3, r2
 800390c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	091b      	lsrs	r3, r3, #4
 8003914:	2201      	movs	r2, #1
 8003916:	401a      	ands	r2, r3
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	409a      	lsls	r2, r3
 800391c:	0013      	movs	r3, r2
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	4313      	orrs	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2203      	movs	r2, #3
 8003930:	4013      	ands	r3, r2
 8003932:	2b03      	cmp	r3, #3
 8003934:	d017      	beq.n	8003966 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	2203      	movs	r2, #3
 8003942:	409a      	lsls	r2, r3
 8003944:	0013      	movs	r3, r2
 8003946:	43da      	mvns	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	4013      	ands	r3, r2
 800394c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	689a      	ldr	r2, [r3, #8]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	409a      	lsls	r2, r3
 8003958:	0013      	movs	r3, r2
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2203      	movs	r2, #3
 800396c:	4013      	ands	r3, r2
 800396e:	2b02      	cmp	r3, #2
 8003970:	d123      	bne.n	80039ba <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	08da      	lsrs	r2, r3, #3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3208      	adds	r2, #8
 800397a:	0092      	lsls	r2, r2, #2
 800397c:	58d3      	ldr	r3, [r2, r3]
 800397e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	2207      	movs	r2, #7
 8003984:	4013      	ands	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	220f      	movs	r2, #15
 800398a:	409a      	lsls	r2, r3
 800398c:	0013      	movs	r3, r2
 800398e:	43da      	mvns	r2, r3
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	4013      	ands	r3, r2
 8003994:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	691a      	ldr	r2, [r3, #16]
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	2107      	movs	r1, #7
 800399e:	400b      	ands	r3, r1
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	409a      	lsls	r2, r3
 80039a4:	0013      	movs	r3, r2
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	08da      	lsrs	r2, r3, #3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	3208      	adds	r2, #8
 80039b4:	0092      	lsls	r2, r2, #2
 80039b6:	6939      	ldr	r1, [r7, #16]
 80039b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	2203      	movs	r2, #3
 80039c6:	409a      	lsls	r2, r3
 80039c8:	0013      	movs	r3, r2
 80039ca:	43da      	mvns	r2, r3
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2203      	movs	r2, #3
 80039d8:	401a      	ands	r2, r3
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	409a      	lsls	r2, r3
 80039e0:	0013      	movs	r3, r2
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	23c0      	movs	r3, #192	@ 0xc0
 80039f4:	029b      	lsls	r3, r3, #10
 80039f6:	4013      	ands	r3, r2
 80039f8:	d100      	bne.n	80039fc <HAL_GPIO_Init+0x17c>
 80039fa:	e0a0      	b.n	8003b3e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039fc:	4b57      	ldr	r3, [pc, #348]	@ (8003b5c <HAL_GPIO_Init+0x2dc>)
 80039fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a00:	4b56      	ldr	r3, [pc, #344]	@ (8003b5c <HAL_GPIO_Init+0x2dc>)
 8003a02:	2101      	movs	r1, #1
 8003a04:	430a      	orrs	r2, r1
 8003a06:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a08:	4a55      	ldr	r2, [pc, #340]	@ (8003b60 <HAL_GPIO_Init+0x2e0>)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	3302      	adds	r3, #2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	589b      	ldr	r3, [r3, r2]
 8003a14:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	2203      	movs	r2, #3
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	220f      	movs	r2, #15
 8003a20:	409a      	lsls	r2, r3
 8003a22:	0013      	movs	r3, r2
 8003a24:	43da      	mvns	r2, r3
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	23a0      	movs	r3, #160	@ 0xa0
 8003a30:	05db      	lsls	r3, r3, #23
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d01f      	beq.n	8003a76 <HAL_GPIO_Init+0x1f6>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a4a      	ldr	r2, [pc, #296]	@ (8003b64 <HAL_GPIO_Init+0x2e4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d019      	beq.n	8003a72 <HAL_GPIO_Init+0x1f2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a49      	ldr	r2, [pc, #292]	@ (8003b68 <HAL_GPIO_Init+0x2e8>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d013      	beq.n	8003a6e <HAL_GPIO_Init+0x1ee>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a48      	ldr	r2, [pc, #288]	@ (8003b6c <HAL_GPIO_Init+0x2ec>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d00d      	beq.n	8003a6a <HAL_GPIO_Init+0x1ea>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a47      	ldr	r2, [pc, #284]	@ (8003b70 <HAL_GPIO_Init+0x2f0>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d007      	beq.n	8003a66 <HAL_GPIO_Init+0x1e6>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a46      	ldr	r2, [pc, #280]	@ (8003b74 <HAL_GPIO_Init+0x2f4>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d101      	bne.n	8003a62 <HAL_GPIO_Init+0x1e2>
 8003a5e:	2305      	movs	r3, #5
 8003a60:	e00a      	b.n	8003a78 <HAL_GPIO_Init+0x1f8>
 8003a62:	2306      	movs	r3, #6
 8003a64:	e008      	b.n	8003a78 <HAL_GPIO_Init+0x1f8>
 8003a66:	2304      	movs	r3, #4
 8003a68:	e006      	b.n	8003a78 <HAL_GPIO_Init+0x1f8>
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e004      	b.n	8003a78 <HAL_GPIO_Init+0x1f8>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	e002      	b.n	8003a78 <HAL_GPIO_Init+0x1f8>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <HAL_GPIO_Init+0x1f8>
 8003a76:	2300      	movs	r3, #0
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	2103      	movs	r1, #3
 8003a7c:	400a      	ands	r2, r1
 8003a7e:	0092      	lsls	r2, r2, #2
 8003a80:	4093      	lsls	r3, r2
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a88:	4935      	ldr	r1, [pc, #212]	@ (8003b60 <HAL_GPIO_Init+0x2e0>)
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	089b      	lsrs	r3, r3, #2
 8003a8e:	3302      	adds	r3, #2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a96:	4b38      	ldr	r3, [pc, #224]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	2380      	movs	r3, #128	@ 0x80
 8003aac:	035b      	lsls	r3, r3, #13
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d003      	beq.n	8003aba <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003aba:	4b2f      	ldr	r3, [pc, #188]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	43da      	mvns	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	4013      	ands	r3, r2
 8003ace:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	2380      	movs	r3, #128	@ 0x80
 8003ad6:	039b      	lsls	r3, r3, #14
 8003ad8:	4013      	ands	r3, r2
 8003ada:	d003      	beq.n	8003ae4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003ae4:	4b24      	ldr	r3, [pc, #144]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003aea:	4b23      	ldr	r3, [pc, #140]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	43da      	mvns	r2, r3
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	4013      	ands	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	2380      	movs	r3, #128	@ 0x80
 8003b00:	029b      	lsls	r3, r3, #10
 8003b02:	4013      	ands	r3, r2
 8003b04:	d003      	beq.n	8003b0e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b14:	4b18      	ldr	r3, [pc, #96]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	43da      	mvns	r2, r3
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	4013      	ands	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	2380      	movs	r3, #128	@ 0x80
 8003b2a:	025b      	lsls	r3, r3, #9
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	d003      	beq.n	8003b38 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003b38:	4b0f      	ldr	r3, [pc, #60]	@ (8003b78 <HAL_GPIO_Init+0x2f8>)
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	3301      	adds	r3, #1
 8003b42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	40da      	lsrs	r2, r3
 8003b4c:	1e13      	subs	r3, r2, #0
 8003b4e:	d000      	beq.n	8003b52 <HAL_GPIO_Init+0x2d2>
 8003b50:	e6a2      	b.n	8003898 <HAL_GPIO_Init+0x18>
  }
}
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	46c0      	nop			@ (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b006      	add	sp, #24
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	40010000 	.word	0x40010000
 8003b64:	50000400 	.word	0x50000400
 8003b68:	50000800 	.word	0x50000800
 8003b6c:	50000c00 	.word	0x50000c00
 8003b70:	50001000 	.word	0x50001000
 8003b74:	50001c00 	.word	0x50001c00
 8003b78:	40010400 	.word	0x40010400

08003b7c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	0008      	movs	r0, r1
 8003b86:	0011      	movs	r1, r2
 8003b88:	1cbb      	adds	r3, r7, #2
 8003b8a:	1c02      	adds	r2, r0, #0
 8003b8c:	801a      	strh	r2, [r3, #0]
 8003b8e:	1c7b      	adds	r3, r7, #1
 8003b90:	1c0a      	adds	r2, r1, #0
 8003b92:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b94:	1c7b      	adds	r3, r7, #1
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d004      	beq.n	8003ba6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b9c:	1cbb      	adds	r3, r7, #2
 8003b9e:	881a      	ldrh	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003ba4:	e003      	b.n	8003bae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003ba6:	1cbb      	adds	r3, r7, #2
 8003ba8:	881a      	ldrh	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003bae:	46c0      	nop			@ (mov r8, r8)
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	b002      	add	sp, #8
 8003bb4:	bd80      	pop	{r7, pc}
	...

08003bb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	0002      	movs	r2, r0
 8003bc0:	1dbb      	adds	r3, r7, #6
 8003bc2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003bc4:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	1dba      	adds	r2, r7, #6
 8003bca:	8812      	ldrh	r2, [r2, #0]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	d008      	beq.n	8003be2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bd0:	4b06      	ldr	r3, [pc, #24]	@ (8003bec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003bd2:	1dba      	adds	r2, r7, #6
 8003bd4:	8812      	ldrh	r2, [r2, #0]
 8003bd6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bd8:	1dbb      	adds	r3, r7, #6
 8003bda:	881b      	ldrh	r3, [r3, #0]
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f000 f807 	bl	8003bf0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003be2:	46c0      	nop			@ (mov r8, r8)
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b002      	add	sp, #8
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			@ (mov r8, r8)
 8003bec:	40010400 	.word	0x40010400

08003bf0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	0002      	movs	r2, r0
 8003bf8:	1dbb      	adds	r3, r7, #6
 8003bfa:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003bfc:	46c0      	nop			@ (mov r8, r8)
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b002      	add	sp, #8
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c04:	b5b0      	push	{r4, r5, r7, lr}
 8003c06:	b08a      	sub	sp, #40	@ 0x28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d102      	bne.n	8003c18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	f000 fbbf 	bl	8004396 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c18:	4bc9      	ldr	r3, [pc, #804]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	220c      	movs	r2, #12
 8003c1e:	4013      	ands	r3, r2
 8003c20:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c22:	4bc7      	ldr	r3, [pc, #796]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c24:	68da      	ldr	r2, [r3, #12]
 8003c26:	2380      	movs	r3, #128	@ 0x80
 8003c28:	025b      	lsls	r3, r3, #9
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2201      	movs	r2, #1
 8003c34:	4013      	ands	r3, r2
 8003c36:	d100      	bne.n	8003c3a <HAL_RCC_OscConfig+0x36>
 8003c38:	e07e      	b.n	8003d38 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	2b08      	cmp	r3, #8
 8003c3e:	d007      	beq.n	8003c50 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	2b0c      	cmp	r3, #12
 8003c44:	d112      	bne.n	8003c6c <HAL_RCC_OscConfig+0x68>
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	2380      	movs	r3, #128	@ 0x80
 8003c4a:	025b      	lsls	r3, r3, #9
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d10d      	bne.n	8003c6c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c50:	4bbb      	ldr	r3, [pc, #748]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	2380      	movs	r3, #128	@ 0x80
 8003c56:	029b      	lsls	r3, r3, #10
 8003c58:	4013      	ands	r3, r2
 8003c5a:	d100      	bne.n	8003c5e <HAL_RCC_OscConfig+0x5a>
 8003c5c:	e06b      	b.n	8003d36 <HAL_RCC_OscConfig+0x132>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d167      	bne.n	8003d36 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	f000 fb95 	bl	8004396 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	2380      	movs	r3, #128	@ 0x80
 8003c72:	025b      	lsls	r3, r3, #9
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d107      	bne.n	8003c88 <HAL_RCC_OscConfig+0x84>
 8003c78:	4bb1      	ldr	r3, [pc, #708]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	4bb0      	ldr	r3, [pc, #704]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c7e:	2180      	movs	r1, #128	@ 0x80
 8003c80:	0249      	lsls	r1, r1, #9
 8003c82:	430a      	orrs	r2, r1
 8003c84:	601a      	str	r2, [r3, #0]
 8003c86:	e027      	b.n	8003cd8 <HAL_RCC_OscConfig+0xd4>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	23a0      	movs	r3, #160	@ 0xa0
 8003c8e:	02db      	lsls	r3, r3, #11
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d10e      	bne.n	8003cb2 <HAL_RCC_OscConfig+0xae>
 8003c94:	4baa      	ldr	r3, [pc, #680]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	4ba9      	ldr	r3, [pc, #676]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003c9a:	2180      	movs	r1, #128	@ 0x80
 8003c9c:	02c9      	lsls	r1, r1, #11
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	4ba7      	ldr	r3, [pc, #668]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	4ba6      	ldr	r3, [pc, #664]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003ca8:	2180      	movs	r1, #128	@ 0x80
 8003caa:	0249      	lsls	r1, r1, #9
 8003cac:	430a      	orrs	r2, r1
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	e012      	b.n	8003cd8 <HAL_RCC_OscConfig+0xd4>
 8003cb2:	4ba3      	ldr	r3, [pc, #652]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	4ba2      	ldr	r3, [pc, #648]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003cb8:	49a2      	ldr	r1, [pc, #648]	@ (8003f44 <HAL_RCC_OscConfig+0x340>)
 8003cba:	400a      	ands	r2, r1
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	4ba0      	ldr	r3, [pc, #640]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	2380      	movs	r3, #128	@ 0x80
 8003cc4:	025b      	lsls	r3, r3, #9
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	60fb      	str	r3, [r7, #12]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4b9c      	ldr	r3, [pc, #624]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4b9b      	ldr	r3, [pc, #620]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003cd2:	499d      	ldr	r1, [pc, #628]	@ (8003f48 <HAL_RCC_OscConfig+0x344>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d015      	beq.n	8003d0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce0:	f7ff fc5e 	bl	80035a0 <HAL_GetTick>
 8003ce4:	0003      	movs	r3, r0
 8003ce6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ce8:	e009      	b.n	8003cfe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cea:	f7ff fc59 	bl	80035a0 <HAL_GetTick>
 8003cee:	0002      	movs	r2, r0
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b64      	cmp	r3, #100	@ 0x64
 8003cf6:	d902      	bls.n	8003cfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	f000 fb4c 	bl	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003cfe:	4b90      	ldr	r3, [pc, #576]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	029b      	lsls	r3, r3, #10
 8003d06:	4013      	ands	r3, r2
 8003d08:	d0ef      	beq.n	8003cea <HAL_RCC_OscConfig+0xe6>
 8003d0a:	e015      	b.n	8003d38 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0c:	f7ff fc48 	bl	80035a0 <HAL_GetTick>
 8003d10:	0003      	movs	r3, r0
 8003d12:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d16:	f7ff fc43 	bl	80035a0 <HAL_GetTick>
 8003d1a:	0002      	movs	r2, r0
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b64      	cmp	r3, #100	@ 0x64
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e336      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d28:	4b85      	ldr	r3, [pc, #532]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	2380      	movs	r3, #128	@ 0x80
 8003d2e:	029b      	lsls	r3, r3, #10
 8003d30:	4013      	ands	r3, r2
 8003d32:	d1f0      	bne.n	8003d16 <HAL_RCC_OscConfig+0x112>
 8003d34:	e000      	b.n	8003d38 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d36:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d100      	bne.n	8003d44 <HAL_RCC_OscConfig+0x140>
 8003d42:	e099      	b.n	8003e78 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	4013      	ands	r3, r2
 8003d50:	d009      	beq.n	8003d66 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003d52:	4b7b      	ldr	r3, [pc, #492]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	4b7a      	ldr	r3, [pc, #488]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d58:	2120      	movs	r1, #32
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	2220      	movs	r2, #32
 8003d62:	4393      	bics	r3, r2
 8003d64:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d005      	beq.n	8003d78 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	2b0c      	cmp	r3, #12
 8003d70:	d13e      	bne.n	8003df0 <HAL_RCC_OscConfig+0x1ec>
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d13b      	bne.n	8003df0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003d78:	4b71      	ldr	r3, [pc, #452]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	4013      	ands	r3, r2
 8003d80:	d004      	beq.n	8003d8c <HAL_RCC_OscConfig+0x188>
 8003d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e304      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4a6e      	ldr	r2, [pc, #440]	@ (8003f4c <HAL_RCC_OscConfig+0x348>)
 8003d92:	4013      	ands	r3, r2
 8003d94:	0019      	movs	r1, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	021a      	lsls	r2, r3, #8
 8003d9c:	4b68      	ldr	r3, [pc, #416]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003da2:	4b67      	ldr	r3, [pc, #412]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2209      	movs	r2, #9
 8003da8:	4393      	bics	r3, r2
 8003daa:	0019      	movs	r1, r3
 8003dac:	4b64      	ldr	r3, [pc, #400]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003db0:	430a      	orrs	r2, r1
 8003db2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003db4:	f000 fc42 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8003db8:	0001      	movs	r1, r0
 8003dba:	4b61      	ldr	r3, [pc, #388]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	220f      	movs	r2, #15
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	4a62      	ldr	r2, [pc, #392]	@ (8003f50 <HAL_RCC_OscConfig+0x34c>)
 8003dc6:	5cd3      	ldrb	r3, [r2, r3]
 8003dc8:	000a      	movs	r2, r1
 8003dca:	40da      	lsrs	r2, r3
 8003dcc:	4b61      	ldr	r3, [pc, #388]	@ (8003f54 <HAL_RCC_OscConfig+0x350>)
 8003dce:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003dd0:	4b61      	ldr	r3, [pc, #388]	@ (8003f58 <HAL_RCC_OscConfig+0x354>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2513      	movs	r5, #19
 8003dd6:	197c      	adds	r4, r7, r5
 8003dd8:	0018      	movs	r0, r3
 8003dda:	f7ff fb9b 	bl	8003514 <HAL_InitTick>
 8003dde:	0003      	movs	r3, r0
 8003de0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003de2:	197b      	adds	r3, r7, r5
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d046      	beq.n	8003e78 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003dea:	197b      	adds	r3, r7, r5
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	e2d2      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d027      	beq.n	8003e46 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003df6:	4b52      	ldr	r3, [pc, #328]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2209      	movs	r2, #9
 8003dfc:	4393      	bics	r3, r2
 8003dfe:	0019      	movs	r1, r3
 8003e00:	4b4f      	ldr	r3, [pc, #316]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e04:	430a      	orrs	r2, r1
 8003e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e08:	f7ff fbca 	bl	80035a0 <HAL_GetTick>
 8003e0c:	0003      	movs	r3, r0
 8003e0e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e10:	e008      	b.n	8003e24 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e12:	f7ff fbc5 	bl	80035a0 <HAL_GetTick>
 8003e16:	0002      	movs	r2, r0
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e2b8      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e24:	4b46      	ldr	r3, [pc, #280]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2204      	movs	r2, #4
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d0f1      	beq.n	8003e12 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2e:	4b44      	ldr	r3, [pc, #272]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4a46      	ldr	r2, [pc, #280]	@ (8003f4c <HAL_RCC_OscConfig+0x348>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	0019      	movs	r1, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	021a      	lsls	r2, r3, #8
 8003e3e:	4b40      	ldr	r3, [pc, #256]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e40:	430a      	orrs	r2, r1
 8003e42:	605a      	str	r2, [r3, #4]
 8003e44:	e018      	b.n	8003e78 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e46:	4b3e      	ldr	r3, [pc, #248]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	438a      	bics	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e52:	f7ff fba5 	bl	80035a0 <HAL_GetTick>
 8003e56:	0003      	movs	r3, r0
 8003e58:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e5c:	f7ff fba0 	bl	80035a0 <HAL_GetTick>
 8003e60:	0002      	movs	r2, r0
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e293      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e6e:	4b34      	ldr	r3, [pc, #208]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2204      	movs	r2, #4
 8003e74:	4013      	ands	r3, r2
 8003e76:	d1f1      	bne.n	8003e5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2210      	movs	r2, #16
 8003e7e:	4013      	ands	r3, r2
 8003e80:	d100      	bne.n	8003e84 <HAL_RCC_OscConfig+0x280>
 8003e82:	e0a2      	b.n	8003fca <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d140      	bne.n	8003f0c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	2380      	movs	r3, #128	@ 0x80
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4013      	ands	r3, r2
 8003e94:	d005      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x29e>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e279      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea2:	4b27      	ldr	r3, [pc, #156]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	4a2d      	ldr	r2, [pc, #180]	@ (8003f5c <HAL_RCC_OscConfig+0x358>)
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	0019      	movs	r1, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003eb0:	4b23      	ldr	r3, [pc, #140]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003eb6:	4b22      	ldr	r3, [pc, #136]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	021b      	lsls	r3, r3, #8
 8003ebc:	0a19      	lsrs	r1, r3, #8
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	061a      	lsls	r2, r3, #24
 8003ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ece:	0b5b      	lsrs	r3, r3, #13
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	2280      	movs	r2, #128	@ 0x80
 8003ed4:	0212      	lsls	r2, r2, #8
 8003ed6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003ed8:	4b19      	ldr	r3, [pc, #100]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	091b      	lsrs	r3, r3, #4
 8003ede:	210f      	movs	r1, #15
 8003ee0:	400b      	ands	r3, r1
 8003ee2:	491b      	ldr	r1, [pc, #108]	@ (8003f50 <HAL_RCC_OscConfig+0x34c>)
 8003ee4:	5ccb      	ldrb	r3, [r1, r3]
 8003ee6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f54 <HAL_RCC_OscConfig+0x350>)
 8003eea:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003eec:	4b1a      	ldr	r3, [pc, #104]	@ (8003f58 <HAL_RCC_OscConfig+0x354>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2513      	movs	r5, #19
 8003ef2:	197c      	adds	r4, r7, r5
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f7ff fb0d 	bl	8003514 <HAL_InitTick>
 8003efa:	0003      	movs	r3, r0
 8003efc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003efe:	197b      	adds	r3, r7, r5
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d061      	beq.n	8003fca <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003f06:	197b      	adds	r3, r7, r5
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	e244      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d040      	beq.n	8003f96 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f14:	4b0a      	ldr	r3, [pc, #40]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4b09      	ldr	r3, [pc, #36]	@ (8003f40 <HAL_RCC_OscConfig+0x33c>)
 8003f1a:	2180      	movs	r1, #128	@ 0x80
 8003f1c:	0049      	lsls	r1, r1, #1
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f22:	f7ff fb3d 	bl	80035a0 <HAL_GetTick>
 8003f26:	0003      	movs	r3, r0
 8003f28:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f2a:	e019      	b.n	8003f60 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f2c:	f7ff fb38 	bl	80035a0 <HAL_GetTick>
 8003f30:	0002      	movs	r2, r0
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d912      	bls.n	8003f60 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e22b      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
 8003f3e:	46c0      	nop			@ (mov r8, r8)
 8003f40:	40021000 	.word	0x40021000
 8003f44:	fffeffff 	.word	0xfffeffff
 8003f48:	fffbffff 	.word	0xfffbffff
 8003f4c:	ffffe0ff 	.word	0xffffe0ff
 8003f50:	080065b0 	.word	0x080065b0
 8003f54:	20000000 	.word	0x20000000
 8003f58:	20000004 	.word	0x20000004
 8003f5c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003f60:	4bca      	ldr	r3, [pc, #808]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	2380      	movs	r3, #128	@ 0x80
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	4013      	ands	r3, r2
 8003f6a:	d0df      	beq.n	8003f2c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f6c:	4bc7      	ldr	r3, [pc, #796]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	4ac7      	ldr	r2, [pc, #796]	@ (8004290 <HAL_RCC_OscConfig+0x68c>)
 8003f72:	4013      	ands	r3, r2
 8003f74:	0019      	movs	r1, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f7a:	4bc4      	ldr	r3, [pc, #784]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f80:	4bc2      	ldr	r3, [pc, #776]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	021b      	lsls	r3, r3, #8
 8003f86:	0a19      	lsrs	r1, r3, #8
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	061a      	lsls	r2, r3, #24
 8003f8e:	4bbf      	ldr	r3, [pc, #764]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f90:	430a      	orrs	r2, r1
 8003f92:	605a      	str	r2, [r3, #4]
 8003f94:	e019      	b.n	8003fca <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f96:	4bbd      	ldr	r3, [pc, #756]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	4bbc      	ldr	r3, [pc, #752]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003f9c:	49bd      	ldr	r1, [pc, #756]	@ (8004294 <HAL_RCC_OscConfig+0x690>)
 8003f9e:	400a      	ands	r2, r1
 8003fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa2:	f7ff fafd 	bl	80035a0 <HAL_GetTick>
 8003fa6:	0003      	movs	r3, r0
 8003fa8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fac:	f7ff faf8 	bl	80035a0 <HAL_GetTick>
 8003fb0:	0002      	movs	r2, r0
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e1eb      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003fbe:	4bb3      	ldr	r3, [pc, #716]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	2380      	movs	r3, #128	@ 0x80
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2208      	movs	r2, #8
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d036      	beq.n	8004042 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	695b      	ldr	r3, [r3, #20]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d019      	beq.n	8004010 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fdc:	4bab      	ldr	r3, [pc, #684]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003fde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003fe0:	4baa      	ldr	r3, [pc, #680]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe8:	f7ff fada 	bl	80035a0 <HAL_GetTick>
 8003fec:	0003      	movs	r3, r0
 8003fee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ff2:	f7ff fad5 	bl	80035a0 <HAL_GetTick>
 8003ff6:	0002      	movs	r2, r0
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e1c8      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004004:	4ba1      	ldr	r3, [pc, #644]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004008:	2202      	movs	r2, #2
 800400a:	4013      	ands	r3, r2
 800400c:	d0f1      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x3ee>
 800400e:	e018      	b.n	8004042 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004010:	4b9e      	ldr	r3, [pc, #632]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004012:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004014:	4b9d      	ldr	r3, [pc, #628]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004016:	2101      	movs	r1, #1
 8004018:	438a      	bics	r2, r1
 800401a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800401c:	f7ff fac0 	bl	80035a0 <HAL_GetTick>
 8004020:	0003      	movs	r3, r0
 8004022:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004026:	f7ff fabb 	bl	80035a0 <HAL_GetTick>
 800402a:	0002      	movs	r2, r0
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e1ae      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004038:	4b94      	ldr	r3, [pc, #592]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 800403a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403c:	2202      	movs	r2, #2
 800403e:	4013      	ands	r3, r2
 8004040:	d1f1      	bne.n	8004026 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2204      	movs	r2, #4
 8004048:	4013      	ands	r3, r2
 800404a:	d100      	bne.n	800404e <HAL_RCC_OscConfig+0x44a>
 800404c:	e0ae      	b.n	80041ac <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800404e:	2023      	movs	r0, #35	@ 0x23
 8004050:	183b      	adds	r3, r7, r0
 8004052:	2200      	movs	r2, #0
 8004054:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004056:	4b8d      	ldr	r3, [pc, #564]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004058:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800405a:	2380      	movs	r3, #128	@ 0x80
 800405c:	055b      	lsls	r3, r3, #21
 800405e:	4013      	ands	r3, r2
 8004060:	d109      	bne.n	8004076 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004062:	4b8a      	ldr	r3, [pc, #552]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004066:	4b89      	ldr	r3, [pc, #548]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004068:	2180      	movs	r1, #128	@ 0x80
 800406a:	0549      	lsls	r1, r1, #21
 800406c:	430a      	orrs	r2, r1
 800406e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004070:	183b      	adds	r3, r7, r0
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004076:	4b88      	ldr	r3, [pc, #544]	@ (8004298 <HAL_RCC_OscConfig+0x694>)
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	2380      	movs	r3, #128	@ 0x80
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	4013      	ands	r3, r2
 8004080:	d11a      	bne.n	80040b8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004082:	4b85      	ldr	r3, [pc, #532]	@ (8004298 <HAL_RCC_OscConfig+0x694>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	4b84      	ldr	r3, [pc, #528]	@ (8004298 <HAL_RCC_OscConfig+0x694>)
 8004088:	2180      	movs	r1, #128	@ 0x80
 800408a:	0049      	lsls	r1, r1, #1
 800408c:	430a      	orrs	r2, r1
 800408e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004090:	f7ff fa86 	bl	80035a0 <HAL_GetTick>
 8004094:	0003      	movs	r3, r0
 8004096:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800409a:	f7ff fa81 	bl	80035a0 <HAL_GetTick>
 800409e:	0002      	movs	r2, r0
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b64      	cmp	r3, #100	@ 0x64
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e174      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ac:	4b7a      	ldr	r3, [pc, #488]	@ (8004298 <HAL_RCC_OscConfig+0x694>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	4013      	ands	r3, r2
 80040b6:	d0f0      	beq.n	800409a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	2380      	movs	r3, #128	@ 0x80
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d107      	bne.n	80040d4 <HAL_RCC_OscConfig+0x4d0>
 80040c4:	4b71      	ldr	r3, [pc, #452]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80040c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040c8:	4b70      	ldr	r3, [pc, #448]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80040ca:	2180      	movs	r1, #128	@ 0x80
 80040cc:	0049      	lsls	r1, r1, #1
 80040ce:	430a      	orrs	r2, r1
 80040d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80040d2:	e031      	b.n	8004138 <HAL_RCC_OscConfig+0x534>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d10c      	bne.n	80040f6 <HAL_RCC_OscConfig+0x4f2>
 80040dc:	4b6b      	ldr	r3, [pc, #428]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80040de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040e0:	4b6a      	ldr	r3, [pc, #424]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80040e2:	496c      	ldr	r1, [pc, #432]	@ (8004294 <HAL_RCC_OscConfig+0x690>)
 80040e4:	400a      	ands	r2, r1
 80040e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80040e8:	4b68      	ldr	r3, [pc, #416]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80040ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040ec:	4b67      	ldr	r3, [pc, #412]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80040ee:	496b      	ldr	r1, [pc, #428]	@ (800429c <HAL_RCC_OscConfig+0x698>)
 80040f0:	400a      	ands	r2, r1
 80040f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80040f4:	e020      	b.n	8004138 <HAL_RCC_OscConfig+0x534>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	23a0      	movs	r3, #160	@ 0xa0
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	429a      	cmp	r2, r3
 8004100:	d10e      	bne.n	8004120 <HAL_RCC_OscConfig+0x51c>
 8004102:	4b62      	ldr	r3, [pc, #392]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004104:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004106:	4b61      	ldr	r3, [pc, #388]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004108:	2180      	movs	r1, #128	@ 0x80
 800410a:	00c9      	lsls	r1, r1, #3
 800410c:	430a      	orrs	r2, r1
 800410e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004110:	4b5e      	ldr	r3, [pc, #376]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004112:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004114:	4b5d      	ldr	r3, [pc, #372]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004116:	2180      	movs	r1, #128	@ 0x80
 8004118:	0049      	lsls	r1, r1, #1
 800411a:	430a      	orrs	r2, r1
 800411c:	651a      	str	r2, [r3, #80]	@ 0x50
 800411e:	e00b      	b.n	8004138 <HAL_RCC_OscConfig+0x534>
 8004120:	4b5a      	ldr	r3, [pc, #360]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004122:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004124:	4b59      	ldr	r3, [pc, #356]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004126:	495b      	ldr	r1, [pc, #364]	@ (8004294 <HAL_RCC_OscConfig+0x690>)
 8004128:	400a      	ands	r2, r1
 800412a:	651a      	str	r2, [r3, #80]	@ 0x50
 800412c:	4b57      	ldr	r3, [pc, #348]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 800412e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004130:	4b56      	ldr	r3, [pc, #344]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004132:	495a      	ldr	r1, [pc, #360]	@ (800429c <HAL_RCC_OscConfig+0x698>)
 8004134:	400a      	ands	r2, r1
 8004136:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d015      	beq.n	800416c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004140:	f7ff fa2e 	bl	80035a0 <HAL_GetTick>
 8004144:	0003      	movs	r3, r0
 8004146:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004148:	e009      	b.n	800415e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800414a:	f7ff fa29 	bl	80035a0 <HAL_GetTick>
 800414e:	0002      	movs	r2, r0
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	4a52      	ldr	r2, [pc, #328]	@ (80042a0 <HAL_RCC_OscConfig+0x69c>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e11b      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800415e:	4b4b      	ldr	r3, [pc, #300]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004160:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004162:	2380      	movs	r3, #128	@ 0x80
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4013      	ands	r3, r2
 8004168:	d0ef      	beq.n	800414a <HAL_RCC_OscConfig+0x546>
 800416a:	e014      	b.n	8004196 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416c:	f7ff fa18 	bl	80035a0 <HAL_GetTick>
 8004170:	0003      	movs	r3, r0
 8004172:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004174:	e009      	b.n	800418a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004176:	f7ff fa13 	bl	80035a0 <HAL_GetTick>
 800417a:	0002      	movs	r2, r0
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	4a47      	ldr	r2, [pc, #284]	@ (80042a0 <HAL_RCC_OscConfig+0x69c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e105      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800418a:	4b40      	ldr	r3, [pc, #256]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 800418c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800418e:	2380      	movs	r3, #128	@ 0x80
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	4013      	ands	r3, r2
 8004194:	d1ef      	bne.n	8004176 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004196:	2323      	movs	r3, #35	@ 0x23
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d105      	bne.n	80041ac <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a0:	4b3a      	ldr	r3, [pc, #232]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80041a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041a4:	4b39      	ldr	r3, [pc, #228]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80041a6:	493f      	ldr	r1, [pc, #252]	@ (80042a4 <HAL_RCC_OscConfig+0x6a0>)
 80041a8:	400a      	ands	r2, r1
 80041aa:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2220      	movs	r2, #32
 80041b2:	4013      	ands	r3, r2
 80041b4:	d049      	beq.n	800424a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d026      	beq.n	800420c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80041be:	4b33      	ldr	r3, [pc, #204]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	4b32      	ldr	r3, [pc, #200]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80041c4:	2101      	movs	r1, #1
 80041c6:	430a      	orrs	r2, r1
 80041c8:	609a      	str	r2, [r3, #8]
 80041ca:	4b30      	ldr	r3, [pc, #192]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80041cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041ce:	4b2f      	ldr	r3, [pc, #188]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 80041d0:	2101      	movs	r1, #1
 80041d2:	430a      	orrs	r2, r1
 80041d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80041d6:	4b34      	ldr	r3, [pc, #208]	@ (80042a8 <HAL_RCC_OscConfig+0x6a4>)
 80041d8:	6a1a      	ldr	r2, [r3, #32]
 80041da:	4b33      	ldr	r3, [pc, #204]	@ (80042a8 <HAL_RCC_OscConfig+0x6a4>)
 80041dc:	2180      	movs	r1, #128	@ 0x80
 80041de:	0189      	lsls	r1, r1, #6
 80041e0:	430a      	orrs	r2, r1
 80041e2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e4:	f7ff f9dc 	bl	80035a0 <HAL_GetTick>
 80041e8:	0003      	movs	r3, r0
 80041ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041ee:	f7ff f9d7 	bl	80035a0 <HAL_GetTick>
 80041f2:	0002      	movs	r2, r0
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e0ca      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004200:	4b22      	ldr	r3, [pc, #136]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	2202      	movs	r2, #2
 8004206:	4013      	ands	r3, r2
 8004208:	d0f1      	beq.n	80041ee <HAL_RCC_OscConfig+0x5ea>
 800420a:	e01e      	b.n	800424a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800420c:	4b1f      	ldr	r3, [pc, #124]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	4b1e      	ldr	r3, [pc, #120]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004212:	2101      	movs	r1, #1
 8004214:	438a      	bics	r2, r1
 8004216:	609a      	str	r2, [r3, #8]
 8004218:	4b23      	ldr	r3, [pc, #140]	@ (80042a8 <HAL_RCC_OscConfig+0x6a4>)
 800421a:	6a1a      	ldr	r2, [r3, #32]
 800421c:	4b22      	ldr	r3, [pc, #136]	@ (80042a8 <HAL_RCC_OscConfig+0x6a4>)
 800421e:	4923      	ldr	r1, [pc, #140]	@ (80042ac <HAL_RCC_OscConfig+0x6a8>)
 8004220:	400a      	ands	r2, r1
 8004222:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004224:	f7ff f9bc 	bl	80035a0 <HAL_GetTick>
 8004228:	0003      	movs	r3, r0
 800422a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800422c:	e008      	b.n	8004240 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800422e:	f7ff f9b7 	bl	80035a0 <HAL_GetTick>
 8004232:	0002      	movs	r2, r0
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	2b02      	cmp	r3, #2
 800423a:	d901      	bls.n	8004240 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e0aa      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004240:	4b12      	ldr	r3, [pc, #72]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2202      	movs	r2, #2
 8004246:	4013      	ands	r3, r2
 8004248:	d1f1      	bne.n	800422e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424e:	2b00      	cmp	r3, #0
 8004250:	d100      	bne.n	8004254 <HAL_RCC_OscConfig+0x650>
 8004252:	e09f      	b.n	8004394 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	2b0c      	cmp	r3, #12
 8004258:	d100      	bne.n	800425c <HAL_RCC_OscConfig+0x658>
 800425a:	e078      	b.n	800434e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004260:	2b02      	cmp	r3, #2
 8004262:	d159      	bne.n	8004318 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004264:	4b09      	ldr	r3, [pc, #36]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4b08      	ldr	r3, [pc, #32]	@ (800428c <HAL_RCC_OscConfig+0x688>)
 800426a:	4911      	ldr	r1, [pc, #68]	@ (80042b0 <HAL_RCC_OscConfig+0x6ac>)
 800426c:	400a      	ands	r2, r1
 800426e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004270:	f7ff f996 	bl	80035a0 <HAL_GetTick>
 8004274:	0003      	movs	r3, r0
 8004276:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004278:	e01c      	b.n	80042b4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800427a:	f7ff f991 	bl	80035a0 <HAL_GetTick>
 800427e:	0002      	movs	r2, r0
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d915      	bls.n	80042b4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e084      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
 800428c:	40021000 	.word	0x40021000
 8004290:	ffff1fff 	.word	0xffff1fff
 8004294:	fffffeff 	.word	0xfffffeff
 8004298:	40007000 	.word	0x40007000
 800429c:	fffffbff 	.word	0xfffffbff
 80042a0:	00001388 	.word	0x00001388
 80042a4:	efffffff 	.word	0xefffffff
 80042a8:	40010000 	.word	0x40010000
 80042ac:	ffffdfff 	.word	0xffffdfff
 80042b0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80042b4:	4b3a      	ldr	r3, [pc, #232]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	2380      	movs	r3, #128	@ 0x80
 80042ba:	049b      	lsls	r3, r3, #18
 80042bc:	4013      	ands	r3, r2
 80042be:	d1dc      	bne.n	800427a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042c0:	4b37      	ldr	r3, [pc, #220]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	4a37      	ldr	r2, [pc, #220]	@ (80043a4 <HAL_RCC_OscConfig+0x7a0>)
 80042c6:	4013      	ands	r3, r2
 80042c8:	0019      	movs	r1, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d8:	431a      	orrs	r2, r3
 80042da:	4b31      	ldr	r3, [pc, #196]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 80042dc:	430a      	orrs	r2, r1
 80042de:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042e0:	4b2f      	ldr	r3, [pc, #188]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	4b2e      	ldr	r3, [pc, #184]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 80042e6:	2180      	movs	r1, #128	@ 0x80
 80042e8:	0449      	lsls	r1, r1, #17
 80042ea:	430a      	orrs	r2, r1
 80042ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ee:	f7ff f957 	bl	80035a0 <HAL_GetTick>
 80042f2:	0003      	movs	r3, r0
 80042f4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042f8:	f7ff f952 	bl	80035a0 <HAL_GetTick>
 80042fc:	0002      	movs	r2, r0
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e045      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800430a:	4b25      	ldr	r3, [pc, #148]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	2380      	movs	r3, #128	@ 0x80
 8004310:	049b      	lsls	r3, r3, #18
 8004312:	4013      	ands	r3, r2
 8004314:	d0f0      	beq.n	80042f8 <HAL_RCC_OscConfig+0x6f4>
 8004316:	e03d      	b.n	8004394 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004318:	4b21      	ldr	r3, [pc, #132]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	4b20      	ldr	r3, [pc, #128]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 800431e:	4922      	ldr	r1, [pc, #136]	@ (80043a8 <HAL_RCC_OscConfig+0x7a4>)
 8004320:	400a      	ands	r2, r1
 8004322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004324:	f7ff f93c 	bl	80035a0 <HAL_GetTick>
 8004328:	0003      	movs	r3, r0
 800432a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800432c:	e008      	b.n	8004340 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800432e:	f7ff f937 	bl	80035a0 <HAL_GetTick>
 8004332:	0002      	movs	r2, r0
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b02      	cmp	r3, #2
 800433a:	d901      	bls.n	8004340 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e02a      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004340:	4b17      	ldr	r3, [pc, #92]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	2380      	movs	r3, #128	@ 0x80
 8004346:	049b      	lsls	r3, r3, #18
 8004348:	4013      	ands	r3, r2
 800434a:	d1f0      	bne.n	800432e <HAL_RCC_OscConfig+0x72a>
 800434c:	e022      	b.n	8004394 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e01d      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800435a:	4b11      	ldr	r3, [pc, #68]	@ (80043a0 <HAL_RCC_OscConfig+0x79c>)
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	2380      	movs	r3, #128	@ 0x80
 8004364:	025b      	lsls	r3, r3, #9
 8004366:	401a      	ands	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436c:	429a      	cmp	r2, r3
 800436e:	d10f      	bne.n	8004390 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	23f0      	movs	r3, #240	@ 0xf0
 8004374:	039b      	lsls	r3, r3, #14
 8004376:	401a      	ands	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800437c:	429a      	cmp	r2, r3
 800437e:	d107      	bne.n	8004390 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	23c0      	movs	r3, #192	@ 0xc0
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	401a      	ands	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800438c:	429a      	cmp	r2, r3
 800438e:	d001      	beq.n	8004394 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8004394:	2300      	movs	r3, #0
}
 8004396:	0018      	movs	r0, r3
 8004398:	46bd      	mov	sp, r7
 800439a:	b00a      	add	sp, #40	@ 0x28
 800439c:	bdb0      	pop	{r4, r5, r7, pc}
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	40021000 	.word	0x40021000
 80043a4:	ff02ffff 	.word	0xff02ffff
 80043a8:	feffffff 	.word	0xfeffffff

080043ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043ac:	b5b0      	push	{r4, r5, r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e128      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043c0:	4b96      	ldr	r3, [pc, #600]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2201      	movs	r2, #1
 80043c6:	4013      	ands	r3, r2
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d91e      	bls.n	800440c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ce:	4b93      	ldr	r3, [pc, #588]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2201      	movs	r2, #1
 80043d4:	4393      	bics	r3, r2
 80043d6:	0019      	movs	r1, r3
 80043d8:	4b90      	ldr	r3, [pc, #576]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043e0:	f7ff f8de 	bl	80035a0 <HAL_GetTick>
 80043e4:	0003      	movs	r3, r0
 80043e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e8:	e009      	b.n	80043fe <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ea:	f7ff f8d9 	bl	80035a0 <HAL_GetTick>
 80043ee:	0002      	movs	r2, r0
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	4a8a      	ldr	r2, [pc, #552]	@ (8004620 <HAL_RCC_ClockConfig+0x274>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e109      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fe:	4b87      	ldr	r3, [pc, #540]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2201      	movs	r2, #1
 8004404:	4013      	ands	r3, r2
 8004406:	683a      	ldr	r2, [r7, #0]
 8004408:	429a      	cmp	r2, r3
 800440a:	d1ee      	bne.n	80043ea <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2202      	movs	r2, #2
 8004412:	4013      	ands	r3, r2
 8004414:	d009      	beq.n	800442a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004416:	4b83      	ldr	r3, [pc, #524]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	22f0      	movs	r2, #240	@ 0xf0
 800441c:	4393      	bics	r3, r2
 800441e:	0019      	movs	r1, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	4b7f      	ldr	r3, [pc, #508]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004426:	430a      	orrs	r2, r1
 8004428:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2201      	movs	r2, #1
 8004430:	4013      	ands	r3, r2
 8004432:	d100      	bne.n	8004436 <HAL_RCC_ClockConfig+0x8a>
 8004434:	e089      	b.n	800454a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d107      	bne.n	800444e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800443e:	4b79      	ldr	r3, [pc, #484]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	2380      	movs	r3, #128	@ 0x80
 8004444:	029b      	lsls	r3, r3, #10
 8004446:	4013      	ands	r3, r2
 8004448:	d120      	bne.n	800448c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e0e1      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b03      	cmp	r3, #3
 8004454:	d107      	bne.n	8004466 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004456:	4b73      	ldr	r3, [pc, #460]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	2380      	movs	r3, #128	@ 0x80
 800445c:	049b      	lsls	r3, r3, #18
 800445e:	4013      	ands	r3, r2
 8004460:	d114      	bne.n	800448c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e0d5      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d106      	bne.n	800447c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800446e:	4b6d      	ldr	r3, [pc, #436]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2204      	movs	r2, #4
 8004474:	4013      	ands	r3, r2
 8004476:	d109      	bne.n	800448c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e0ca      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800447c:	4b69      	ldr	r3, [pc, #420]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	2380      	movs	r3, #128	@ 0x80
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4013      	ands	r3, r2
 8004486:	d101      	bne.n	800448c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0c2      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800448c:	4b65      	ldr	r3, [pc, #404]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	2203      	movs	r2, #3
 8004492:	4393      	bics	r3, r2
 8004494:	0019      	movs	r1, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	4b62      	ldr	r3, [pc, #392]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 800449c:	430a      	orrs	r2, r1
 800449e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044a0:	f7ff f87e 	bl	80035a0 <HAL_GetTick>
 80044a4:	0003      	movs	r3, r0
 80044a6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d111      	bne.n	80044d4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044b0:	e009      	b.n	80044c6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b2:	f7ff f875 	bl	80035a0 <HAL_GetTick>
 80044b6:	0002      	movs	r2, r0
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	4a58      	ldr	r2, [pc, #352]	@ (8004620 <HAL_RCC_ClockConfig+0x274>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e0a5      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044c6:	4b57      	ldr	r3, [pc, #348]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	220c      	movs	r2, #12
 80044cc:	4013      	ands	r3, r2
 80044ce:	2b08      	cmp	r3, #8
 80044d0:	d1ef      	bne.n	80044b2 <HAL_RCC_ClockConfig+0x106>
 80044d2:	e03a      	b.n	800454a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	2b03      	cmp	r3, #3
 80044da:	d111      	bne.n	8004500 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044dc:	e009      	b.n	80044f2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044de:	f7ff f85f 	bl	80035a0 <HAL_GetTick>
 80044e2:	0002      	movs	r2, r0
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	4a4d      	ldr	r2, [pc, #308]	@ (8004620 <HAL_RCC_ClockConfig+0x274>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e08f      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	220c      	movs	r2, #12
 80044f8:	4013      	ands	r3, r2
 80044fa:	2b0c      	cmp	r3, #12
 80044fc:	d1ef      	bne.n	80044de <HAL_RCC_ClockConfig+0x132>
 80044fe:	e024      	b.n	800454a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d11b      	bne.n	8004540 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004508:	e009      	b.n	800451e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800450a:	f7ff f849 	bl	80035a0 <HAL_GetTick>
 800450e:	0002      	movs	r2, r0
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	4a42      	ldr	r2, [pc, #264]	@ (8004620 <HAL_RCC_ClockConfig+0x274>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d901      	bls.n	800451e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e079      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800451e:	4b41      	ldr	r3, [pc, #260]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	220c      	movs	r2, #12
 8004524:	4013      	ands	r3, r2
 8004526:	2b04      	cmp	r3, #4
 8004528:	d1ef      	bne.n	800450a <HAL_RCC_ClockConfig+0x15e>
 800452a:	e00e      	b.n	800454a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800452c:	f7ff f838 	bl	80035a0 <HAL_GetTick>
 8004530:	0002      	movs	r2, r0
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	4a3a      	ldr	r2, [pc, #232]	@ (8004620 <HAL_RCC_ClockConfig+0x274>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d901      	bls.n	8004540 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e068      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004540:	4b38      	ldr	r3, [pc, #224]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	220c      	movs	r2, #12
 8004546:	4013      	ands	r3, r2
 8004548:	d1f0      	bne.n	800452c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800454a:	4b34      	ldr	r3, [pc, #208]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2201      	movs	r2, #1
 8004550:	4013      	ands	r3, r2
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d21e      	bcs.n	8004596 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004558:	4b30      	ldr	r3, [pc, #192]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2201      	movs	r2, #1
 800455e:	4393      	bics	r3, r2
 8004560:	0019      	movs	r1, r3
 8004562:	4b2e      	ldr	r3, [pc, #184]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800456a:	f7ff f819 	bl	80035a0 <HAL_GetTick>
 800456e:	0003      	movs	r3, r0
 8004570:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004572:	e009      	b.n	8004588 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004574:	f7ff f814 	bl	80035a0 <HAL_GetTick>
 8004578:	0002      	movs	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	4a28      	ldr	r2, [pc, #160]	@ (8004620 <HAL_RCC_ClockConfig+0x274>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e044      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004588:	4b24      	ldr	r3, [pc, #144]	@ (800461c <HAL_RCC_ClockConfig+0x270>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2201      	movs	r2, #1
 800458e:	4013      	ands	r3, r2
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d1ee      	bne.n	8004574 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2204      	movs	r2, #4
 800459c:	4013      	ands	r3, r2
 800459e:	d009      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045a0:	4b20      	ldr	r3, [pc, #128]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4a20      	ldr	r2, [pc, #128]	@ (8004628 <HAL_RCC_ClockConfig+0x27c>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	0019      	movs	r1, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68da      	ldr	r2, [r3, #12]
 80045ae:	4b1d      	ldr	r3, [pc, #116]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80045b0:	430a      	orrs	r2, r1
 80045b2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2208      	movs	r2, #8
 80045ba:	4013      	ands	r3, r2
 80045bc:	d00a      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045be:	4b19      	ldr	r3, [pc, #100]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	4a1a      	ldr	r2, [pc, #104]	@ (800462c <HAL_RCC_ClockConfig+0x280>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	0019      	movs	r1, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	00da      	lsls	r2, r3, #3
 80045ce:	4b15      	ldr	r3, [pc, #84]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80045d0:	430a      	orrs	r2, r1
 80045d2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045d4:	f000 f832 	bl	800463c <HAL_RCC_GetSysClockFreq>
 80045d8:	0001      	movs	r1, r0
 80045da:	4b12      	ldr	r3, [pc, #72]	@ (8004624 <HAL_RCC_ClockConfig+0x278>)
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	091b      	lsrs	r3, r3, #4
 80045e0:	220f      	movs	r2, #15
 80045e2:	4013      	ands	r3, r2
 80045e4:	4a12      	ldr	r2, [pc, #72]	@ (8004630 <HAL_RCC_ClockConfig+0x284>)
 80045e6:	5cd3      	ldrb	r3, [r2, r3]
 80045e8:	000a      	movs	r2, r1
 80045ea:	40da      	lsrs	r2, r3
 80045ec:	4b11      	ldr	r3, [pc, #68]	@ (8004634 <HAL_RCC_ClockConfig+0x288>)
 80045ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80045f0:	4b11      	ldr	r3, [pc, #68]	@ (8004638 <HAL_RCC_ClockConfig+0x28c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	250b      	movs	r5, #11
 80045f6:	197c      	adds	r4, r7, r5
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7fe ff8b 	bl	8003514 <HAL_InitTick>
 80045fe:	0003      	movs	r3, r0
 8004600:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004602:	197b      	adds	r3, r7, r5
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d002      	beq.n	8004610 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800460a:	197b      	adds	r3, r7, r5
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	e000      	b.n	8004612 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	0018      	movs	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	b004      	add	sp, #16
 8004618:	bdb0      	pop	{r4, r5, r7, pc}
 800461a:	46c0      	nop			@ (mov r8, r8)
 800461c:	40022000 	.word	0x40022000
 8004620:	00001388 	.word	0x00001388
 8004624:	40021000 	.word	0x40021000
 8004628:	fffff8ff 	.word	0xfffff8ff
 800462c:	ffffc7ff 	.word	0xffffc7ff
 8004630:	080065b0 	.word	0x080065b0
 8004634:	20000000 	.word	0x20000000
 8004638:	20000004 	.word	0x20000004

0800463c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004642:	4b3c      	ldr	r3, [pc, #240]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	220c      	movs	r2, #12
 800464c:	4013      	ands	r3, r2
 800464e:	2b0c      	cmp	r3, #12
 8004650:	d013      	beq.n	800467a <HAL_RCC_GetSysClockFreq+0x3e>
 8004652:	d85c      	bhi.n	800470e <HAL_RCC_GetSysClockFreq+0xd2>
 8004654:	2b04      	cmp	r3, #4
 8004656:	d002      	beq.n	800465e <HAL_RCC_GetSysClockFreq+0x22>
 8004658:	2b08      	cmp	r3, #8
 800465a:	d00b      	beq.n	8004674 <HAL_RCC_GetSysClockFreq+0x38>
 800465c:	e057      	b.n	800470e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800465e:	4b35      	ldr	r3, [pc, #212]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2210      	movs	r2, #16
 8004664:	4013      	ands	r3, r2
 8004666:	d002      	beq.n	800466e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004668:	4b33      	ldr	r3, [pc, #204]	@ (8004738 <HAL_RCC_GetSysClockFreq+0xfc>)
 800466a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800466c:	e05d      	b.n	800472a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800466e:	4b33      	ldr	r3, [pc, #204]	@ (800473c <HAL_RCC_GetSysClockFreq+0x100>)
 8004670:	613b      	str	r3, [r7, #16]
      break;
 8004672:	e05a      	b.n	800472a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004674:	4b32      	ldr	r3, [pc, #200]	@ (8004740 <HAL_RCC_GetSysClockFreq+0x104>)
 8004676:	613b      	str	r3, [r7, #16]
      break;
 8004678:	e057      	b.n	800472a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	0c9b      	lsrs	r3, r3, #18
 800467e:	220f      	movs	r2, #15
 8004680:	4013      	ands	r3, r2
 8004682:	4a30      	ldr	r2, [pc, #192]	@ (8004744 <HAL_RCC_GetSysClockFreq+0x108>)
 8004684:	5cd3      	ldrb	r3, [r2, r3]
 8004686:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	0d9b      	lsrs	r3, r3, #22
 800468c:	2203      	movs	r2, #3
 800468e:	4013      	ands	r3, r2
 8004690:	3301      	adds	r3, #1
 8004692:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004694:	4b27      	ldr	r3, [pc, #156]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004696:	68da      	ldr	r2, [r3, #12]
 8004698:	2380      	movs	r3, #128	@ 0x80
 800469a:	025b      	lsls	r3, r3, #9
 800469c:	4013      	ands	r3, r2
 800469e:	d00f      	beq.n	80046c0 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80046a0:	68b9      	ldr	r1, [r7, #8]
 80046a2:	000a      	movs	r2, r1
 80046a4:	0152      	lsls	r2, r2, #5
 80046a6:	1a52      	subs	r2, r2, r1
 80046a8:	0193      	lsls	r3, r2, #6
 80046aa:	1a9b      	subs	r3, r3, r2
 80046ac:	00db      	lsls	r3, r3, #3
 80046ae:	185b      	adds	r3, r3, r1
 80046b0:	025b      	lsls	r3, r3, #9
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f7fb fd27 	bl	8000108 <__udivsi3>
 80046ba:	0003      	movs	r3, r0
 80046bc:	617b      	str	r3, [r7, #20]
 80046be:	e023      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80046c0:	4b1c      	ldr	r3, [pc, #112]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2210      	movs	r2, #16
 80046c6:	4013      	ands	r3, r2
 80046c8:	d00f      	beq.n	80046ea <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80046ca:	68b9      	ldr	r1, [r7, #8]
 80046cc:	000a      	movs	r2, r1
 80046ce:	0152      	lsls	r2, r2, #5
 80046d0:	1a52      	subs	r2, r2, r1
 80046d2:	0193      	lsls	r3, r2, #6
 80046d4:	1a9b      	subs	r3, r3, r2
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	185b      	adds	r3, r3, r1
 80046da:	021b      	lsls	r3, r3, #8
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	0018      	movs	r0, r3
 80046e0:	f7fb fd12 	bl	8000108 <__udivsi3>
 80046e4:	0003      	movs	r3, r0
 80046e6:	617b      	str	r3, [r7, #20]
 80046e8:	e00e      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80046ea:	68b9      	ldr	r1, [r7, #8]
 80046ec:	000a      	movs	r2, r1
 80046ee:	0152      	lsls	r2, r2, #5
 80046f0:	1a52      	subs	r2, r2, r1
 80046f2:	0193      	lsls	r3, r2, #6
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	185b      	adds	r3, r3, r1
 80046fa:	029b      	lsls	r3, r3, #10
 80046fc:	6879      	ldr	r1, [r7, #4]
 80046fe:	0018      	movs	r0, r3
 8004700:	f7fb fd02 	bl	8000108 <__udivsi3>
 8004704:	0003      	movs	r3, r0
 8004706:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	613b      	str	r3, [r7, #16]
      break;
 800470c:	e00d      	b.n	800472a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800470e:	4b09      	ldr	r3, [pc, #36]	@ (8004734 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	0b5b      	lsrs	r3, r3, #13
 8004714:	2207      	movs	r2, #7
 8004716:	4013      	ands	r3, r2
 8004718:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	3301      	adds	r3, #1
 800471e:	2280      	movs	r2, #128	@ 0x80
 8004720:	0212      	lsls	r2, r2, #8
 8004722:	409a      	lsls	r2, r3
 8004724:	0013      	movs	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
      break;
 8004728:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800472a:	693b      	ldr	r3, [r7, #16]
}
 800472c:	0018      	movs	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	b006      	add	sp, #24
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40021000 	.word	0x40021000
 8004738:	003d0900 	.word	0x003d0900
 800473c:	00f42400 	.word	0x00f42400
 8004740:	007a1200 	.word	0x007a1200
 8004744:	080065c8 	.word	0x080065c8

08004748 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800474c:	4b02      	ldr	r3, [pc, #8]	@ (8004758 <HAL_RCC_GetHCLKFreq+0x10>)
 800474e:	681b      	ldr	r3, [r3, #0]
}
 8004750:	0018      	movs	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	46c0      	nop			@ (mov r8, r8)
 8004758:	20000000 	.word	0x20000000

0800475c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004760:	f7ff fff2 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 8004764:	0001      	movs	r1, r0
 8004766:	4b06      	ldr	r3, [pc, #24]	@ (8004780 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	0a1b      	lsrs	r3, r3, #8
 800476c:	2207      	movs	r2, #7
 800476e:	4013      	ands	r3, r2
 8004770:	4a04      	ldr	r2, [pc, #16]	@ (8004784 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004772:	5cd3      	ldrb	r3, [r2, r3]
 8004774:	40d9      	lsrs	r1, r3
 8004776:	000b      	movs	r3, r1
}
 8004778:	0018      	movs	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	46c0      	nop			@ (mov r8, r8)
 8004780:	40021000 	.word	0x40021000
 8004784:	080065c0 	.word	0x080065c0

08004788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800478c:	f7ff ffdc 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 8004790:	0001      	movs	r1, r0
 8004792:	4b06      	ldr	r3, [pc, #24]	@ (80047ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	0adb      	lsrs	r3, r3, #11
 8004798:	2207      	movs	r2, #7
 800479a:	4013      	ands	r3, r2
 800479c:	4a04      	ldr	r2, [pc, #16]	@ (80047b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800479e:	5cd3      	ldrb	r3, [r2, r3]
 80047a0:	40d9      	lsrs	r1, r3
 80047a2:	000b      	movs	r3, r1
}
 80047a4:	0018      	movs	r0, r3
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	46c0      	nop			@ (mov r8, r8)
 80047ac:	40021000 	.word	0x40021000
 80047b0:	080065c0 	.word	0x080065c0

080047b4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80047bc:	2017      	movs	r0, #23
 80047be:	183b      	adds	r3, r7, r0
 80047c0:	2200      	movs	r2, #0
 80047c2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2220      	movs	r2, #32
 80047ca:	4013      	ands	r3, r2
 80047cc:	d100      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80047ce:	e0c7      	b.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047d0:	4b9b      	ldr	r3, [pc, #620]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80047d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047d4:	2380      	movs	r3, #128	@ 0x80
 80047d6:	055b      	lsls	r3, r3, #21
 80047d8:	4013      	ands	r3, r2
 80047da:	d109      	bne.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047dc:	4b98      	ldr	r3, [pc, #608]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80047de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047e0:	4b97      	ldr	r3, [pc, #604]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80047e2:	2180      	movs	r1, #128	@ 0x80
 80047e4:	0549      	lsls	r1, r1, #21
 80047e6:	430a      	orrs	r2, r1
 80047e8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80047ea:	183b      	adds	r3, r7, r0
 80047ec:	2201      	movs	r2, #1
 80047ee:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f0:	4b94      	ldr	r3, [pc, #592]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	2380      	movs	r3, #128	@ 0x80
 80047f6:	005b      	lsls	r3, r3, #1
 80047f8:	4013      	ands	r3, r2
 80047fa:	d11a      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047fc:	4b91      	ldr	r3, [pc, #580]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b90      	ldr	r3, [pc, #576]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004802:	2180      	movs	r1, #128	@ 0x80
 8004804:	0049      	lsls	r1, r1, #1
 8004806:	430a      	orrs	r2, r1
 8004808:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800480a:	f7fe fec9 	bl	80035a0 <HAL_GetTick>
 800480e:	0003      	movs	r3, r0
 8004810:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004812:	e008      	b.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004814:	f7fe fec4 	bl	80035a0 <HAL_GetTick>
 8004818:	0002      	movs	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b64      	cmp	r3, #100	@ 0x64
 8004820:	d901      	bls.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e107      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004826:	4b87      	ldr	r3, [pc, #540]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	2380      	movs	r3, #128	@ 0x80
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	4013      	ands	r3, r2
 8004830:	d0f0      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004832:	4b83      	ldr	r3, [pc, #524]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	23c0      	movs	r3, #192	@ 0xc0
 8004838:	039b      	lsls	r3, r3, #14
 800483a:	4013      	ands	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	23c0      	movs	r3, #192	@ 0xc0
 8004844:	039b      	lsls	r3, r3, #14
 8004846:	4013      	ands	r3, r2
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	429a      	cmp	r2, r3
 800484c:	d013      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	23c0      	movs	r3, #192	@ 0xc0
 8004854:	029b      	lsls	r3, r3, #10
 8004856:	401a      	ands	r2, r3
 8004858:	23c0      	movs	r3, #192	@ 0xc0
 800485a:	029b      	lsls	r3, r3, #10
 800485c:	429a      	cmp	r2, r3
 800485e:	d10a      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004860:	4b77      	ldr	r3, [pc, #476]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	2380      	movs	r3, #128	@ 0x80
 8004866:	029b      	lsls	r3, r3, #10
 8004868:	401a      	ands	r2, r3
 800486a:	2380      	movs	r3, #128	@ 0x80
 800486c:	029b      	lsls	r3, r3, #10
 800486e:	429a      	cmp	r2, r3
 8004870:	d101      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e0df      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004876:	4b72      	ldr	r3, [pc, #456]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004878:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800487a:	23c0      	movs	r3, #192	@ 0xc0
 800487c:	029b      	lsls	r3, r3, #10
 800487e:	4013      	ands	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d03b      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	23c0      	movs	r3, #192	@ 0xc0
 800488e:	029b      	lsls	r3, r3, #10
 8004890:	4013      	ands	r3, r2
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d033      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2220      	movs	r2, #32
 800489e:	4013      	ands	r3, r2
 80048a0:	d02e      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048a2:	4b67      	ldr	r3, [pc, #412]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048a6:	4a68      	ldr	r2, [pc, #416]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80048a8:	4013      	ands	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ac:	4b64      	ldr	r3, [pc, #400]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048b0:	4b63      	ldr	r3, [pc, #396]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048b2:	2180      	movs	r1, #128	@ 0x80
 80048b4:	0309      	lsls	r1, r1, #12
 80048b6:	430a      	orrs	r2, r1
 80048b8:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048ba:	4b61      	ldr	r3, [pc, #388]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048be:	4b60      	ldr	r3, [pc, #384]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048c0:	4962      	ldr	r1, [pc, #392]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80048c2:	400a      	ands	r2, r1
 80048c4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80048c6:	4b5e      	ldr	r3, [pc, #376]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	2380      	movs	r3, #128	@ 0x80
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	4013      	ands	r3, r2
 80048d4:	d014      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d6:	f7fe fe63 	bl	80035a0 <HAL_GetTick>
 80048da:	0003      	movs	r3, r0
 80048dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048de:	e009      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048e0:	f7fe fe5e 	bl	80035a0 <HAL_GetTick>
 80048e4:	0002      	movs	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	4a59      	ldr	r2, [pc, #356]	@ (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e0a0      	b.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048f4:	4b52      	ldr	r3, [pc, #328]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80048f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048f8:	2380      	movs	r3, #128	@ 0x80
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4013      	ands	r3, r2
 80048fe:	d0ef      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2220      	movs	r2, #32
 8004906:	4013      	ands	r3, r2
 8004908:	d01f      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	23c0      	movs	r3, #192	@ 0xc0
 8004910:	029b      	lsls	r3, r3, #10
 8004912:	401a      	ands	r2, r3
 8004914:	23c0      	movs	r3, #192	@ 0xc0
 8004916:	029b      	lsls	r3, r3, #10
 8004918:	429a      	cmp	r2, r3
 800491a:	d10c      	bne.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800491c:	4b48      	ldr	r3, [pc, #288]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a4c      	ldr	r2, [pc, #304]	@ (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004922:	4013      	ands	r3, r2
 8004924:	0019      	movs	r1, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	23c0      	movs	r3, #192	@ 0xc0
 800492c:	039b      	lsls	r3, r3, #14
 800492e:	401a      	ands	r2, r3
 8004930:	4b43      	ldr	r3, [pc, #268]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004932:	430a      	orrs	r2, r1
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	4b42      	ldr	r3, [pc, #264]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004938:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	23c0      	movs	r3, #192	@ 0xc0
 8004940:	029b      	lsls	r3, r3, #10
 8004942:	401a      	ands	r2, r3
 8004944:	4b3e      	ldr	r3, [pc, #248]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004946:	430a      	orrs	r2, r1
 8004948:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800494a:	2317      	movs	r3, #23
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d105      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004954:	4b3a      	ldr	r3, [pc, #232]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004956:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004958:	4b39      	ldr	r3, [pc, #228]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800495a:	493f      	ldr	r1, [pc, #252]	@ (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800495c:	400a      	ands	r2, r1
 800495e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2201      	movs	r2, #1
 8004966:	4013      	ands	r3, r2
 8004968:	d009      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800496a:	4b35      	ldr	r3, [pc, #212]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800496c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496e:	2203      	movs	r2, #3
 8004970:	4393      	bics	r3, r2
 8004972:	0019      	movs	r1, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	4b31      	ldr	r3, [pc, #196]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800497a:	430a      	orrs	r2, r1
 800497c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2202      	movs	r2, #2
 8004984:	4013      	ands	r3, r2
 8004986:	d009      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004988:	4b2d      	ldr	r3, [pc, #180]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800498a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800498c:	220c      	movs	r2, #12
 800498e:	4393      	bics	r3, r2
 8004990:	0019      	movs	r1, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	4b2a      	ldr	r3, [pc, #168]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004998:	430a      	orrs	r2, r1
 800499a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2204      	movs	r2, #4
 80049a2:	4013      	ands	r3, r2
 80049a4:	d009      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049a6:	4b26      	ldr	r3, [pc, #152]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049aa:	4a2c      	ldr	r2, [pc, #176]	@ (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	0019      	movs	r1, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691a      	ldr	r2, [r3, #16]
 80049b4:	4b22      	ldr	r3, [pc, #136]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049b6:	430a      	orrs	r2, r1
 80049b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2208      	movs	r2, #8
 80049c0:	4013      	ands	r3, r2
 80049c2:	d009      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049c4:	4b1e      	ldr	r3, [pc, #120]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c8:	4a25      	ldr	r2, [pc, #148]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	0019      	movs	r1, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695a      	ldr	r2, [r3, #20]
 80049d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049d4:	430a      	orrs	r2, r1
 80049d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	2380      	movs	r3, #128	@ 0x80
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	4013      	ands	r3, r2
 80049e2:	d009      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049e4:	4b16      	ldr	r3, [pc, #88]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e8:	4a17      	ldr	r2, [pc, #92]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80049ea:	4013      	ands	r3, r2
 80049ec:	0019      	movs	r1, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699a      	ldr	r2, [r3, #24]
 80049f2:	4b13      	ldr	r3, [pc, #76]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049f4:	430a      	orrs	r2, r1
 80049f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2240      	movs	r2, #64	@ 0x40
 80049fe:	4013      	ands	r3, r2
 8004a00:	d009      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a02:	4b0f      	ldr	r3, [pc, #60]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a06:	4a17      	ldr	r2, [pc, #92]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	0019      	movs	r1, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1a      	ldr	r2, [r3, #32]
 8004a10:	4b0b      	ldr	r3, [pc, #44]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a12:	430a      	orrs	r2, r1
 8004a14:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2280      	movs	r2, #128	@ 0x80
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d009      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004a20:	4b07      	ldr	r3, [pc, #28]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a24:	4a10      	ldr	r2, [pc, #64]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004a26:	4013      	ands	r3, r2
 8004a28:	0019      	movs	r1, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69da      	ldr	r2, [r3, #28]
 8004a2e:	4b04      	ldr	r3, [pc, #16]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a30:	430a      	orrs	r2, r1
 8004a32:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	0018      	movs	r0, r3
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	b006      	add	sp, #24
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	46c0      	nop			@ (mov r8, r8)
 8004a40:	40021000 	.word	0x40021000
 8004a44:	40007000 	.word	0x40007000
 8004a48:	fffcffff 	.word	0xfffcffff
 8004a4c:	fff7ffff 	.word	0xfff7ffff
 8004a50:	00001388 	.word	0x00001388
 8004a54:	ffcfffff 	.word	0xffcfffff
 8004a58:	efffffff 	.word	0xefffffff
 8004a5c:	fffff3ff 	.word	0xfffff3ff
 8004a60:	ffffcfff 	.word	0xffffcfff
 8004a64:	fbffffff 	.word	0xfbffffff
 8004a68:	fff3ffff 	.word	0xfff3ffff

08004a6c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a6c:	b5b0      	push	{r4, r5, r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a74:	230f      	movs	r3, #15
 8004a76:	18fb      	adds	r3, r7, r3
 8004a78:	2201      	movs	r2, #1
 8004a7a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e088      	b.n	8004b98 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2221      	movs	r2, #33	@ 0x21
 8004a8a:	5c9b      	ldrb	r3, [r3, r2]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d107      	bne.n	8004aa2 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2220      	movs	r2, #32
 8004a96:	2100      	movs	r1, #0
 8004a98:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f7fe fbcd 	bl	800323c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2221      	movs	r2, #33	@ 0x21
 8004aa6:	2102      	movs	r1, #2
 8004aa8:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	2210      	movs	r2, #16
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	2b10      	cmp	r3, #16
 8004ab6:	d05f      	beq.n	8004b78 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	22ca      	movs	r2, #202	@ 0xca
 8004abe:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2253      	movs	r2, #83	@ 0x53
 8004ac6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004ac8:	250f      	movs	r5, #15
 8004aca:	197c      	adds	r4, r7, r5
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f000 fb86 	bl	80051e0 <RTC_EnterInitMode>
 8004ad4:	0003      	movs	r3, r0
 8004ad6:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8004ad8:	0028      	movs	r0, r5
 8004ada:	183b      	adds	r3, r7, r0
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d12c      	bne.n	8004b3c <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	492c      	ldr	r1, [pc, #176]	@ (8004ba0 <HAL_RTC_Init+0x134>)
 8004aee:	400a      	ands	r2, r1
 8004af0:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6899      	ldr	r1, [r3, #8]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685a      	ldr	r2, [r3, #4]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	431a      	orrs	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	68d2      	ldr	r2, [r2, #12]
 8004b18:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	6919      	ldr	r1, [r3, #16]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	041a      	lsls	r2, r3, #16
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004b2e:	183c      	adds	r4, r7, r0
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	0018      	movs	r0, r3
 8004b34:	f000 fb98 	bl	8005268 <RTC_ExitInitMode>
 8004b38:	0003      	movs	r3, r0
 8004b3a:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8004b3c:	230f      	movs	r3, #15
 8004b3e:	18fb      	adds	r3, r7, r3
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d113      	bne.n	8004b6e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2103      	movs	r1, #3
 8004b52:	438a      	bics	r2, r1
 8004b54:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	69da      	ldr	r2, [r3, #28]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	431a      	orrs	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	22ff      	movs	r2, #255	@ 0xff
 8004b74:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b76:	e003      	b.n	8004b80 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004b78:	230f      	movs	r3, #15
 8004b7a:	18fb      	adds	r3, r7, r3
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004b80:	230f      	movs	r3, #15
 8004b82:	18fb      	adds	r3, r7, r3
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d103      	bne.n	8004b92 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2221      	movs	r2, #33	@ 0x21
 8004b8e:	2101      	movs	r1, #1
 8004b90:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004b92:	230f      	movs	r3, #15
 8004b94:	18fb      	adds	r3, r7, r3
 8004b96:	781b      	ldrb	r3, [r3, #0]
}
 8004b98:	0018      	movs	r0, r3
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	b004      	add	sp, #16
 8004b9e:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba0:	ff8fffbf 	.word	0xff8fffbf

08004ba4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004ba4:	b5b0      	push	{r4, r5, r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	5c9b      	ldrb	r3, [r3, r2]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_RTC_SetTime+0x1e>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e092      	b.n	8004ce8 <HAL_RTC_SetTime+0x144>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2220      	movs	r2, #32
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2221      	movs	r2, #33	@ 0x21
 8004bce:	2102      	movs	r1, #2
 8004bd0:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d125      	bne.n	8004c24 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	2240      	movs	r2, #64	@ 0x40
 8004be0:	4013      	ands	r3, r2
 8004be2:	d102      	bne.n	8004bea <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2200      	movs	r2, #0
 8004be8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f000 fb64 	bl	80052bc <RTC_ByteToBcd2>
 8004bf4:	0003      	movs	r3, r0
 8004bf6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	785b      	ldrb	r3, [r3, #1]
 8004bfc:	0018      	movs	r0, r3
 8004bfe:	f000 fb5d 	bl	80052bc <RTC_ByteToBcd2>
 8004c02:	0003      	movs	r3, r0
 8004c04:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c06:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	789b      	ldrb	r3, [r3, #2]
 8004c0c:	0018      	movs	r0, r3
 8004c0e:	f000 fb55 	bl	80052bc <RTC_ByteToBcd2>
 8004c12:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004c14:	0022      	movs	r2, r4
 8004c16:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	78db      	ldrb	r3, [r3, #3]
 8004c1c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	617b      	str	r3, [r7, #20]
 8004c22:	e017      	b.n	8004c54 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	2240      	movs	r2, #64	@ 0x40
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	d102      	bne.n	8004c36 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	2200      	movs	r2, #0
 8004c34:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	785b      	ldrb	r3, [r3, #1]
 8004c40:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c42:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004c48:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	78db      	ldrb	r3, [r3, #3]
 8004c4e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c50:	4313      	orrs	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	22ca      	movs	r2, #202	@ 0xca
 8004c5a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2253      	movs	r2, #83	@ 0x53
 8004c62:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c64:	2513      	movs	r5, #19
 8004c66:	197c      	adds	r4, r7, r5
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	f000 fab8 	bl	80051e0 <RTC_EnterInitMode>
 8004c70:	0003      	movs	r3, r0
 8004c72:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004c74:	0028      	movs	r0, r5
 8004c76:	183b      	adds	r3, r7, r0
 8004c78:	781b      	ldrb	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d120      	bne.n	8004cc0 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	697a      	ldr	r2, [r7, #20]
 8004c84:	491a      	ldr	r1, [pc, #104]	@ (8004cf0 <HAL_RTC_SetTime+0x14c>)
 8004c86:	400a      	ands	r2, r1
 8004c88:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4917      	ldr	r1, [pc, #92]	@ (8004cf4 <HAL_RTC_SetTime+0x150>)
 8004c96:	400a      	ands	r2, r1
 8004c98:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	6899      	ldr	r1, [r3, #8]
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	68da      	ldr	r2, [r3, #12]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	431a      	orrs	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004cb2:	183c      	adds	r4, r7, r0
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f000 fad6 	bl	8005268 <RTC_ExitInitMode>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004cc0:	2313      	movs	r3, #19
 8004cc2:	18fb      	adds	r3, r7, r3
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d103      	bne.n	8004cd2 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2221      	movs	r2, #33	@ 0x21
 8004cce:	2101      	movs	r1, #1
 8004cd0:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	22ff      	movs	r2, #255	@ 0xff
 8004cd8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	2100      	movs	r1, #0
 8004ce0:	5499      	strb	r1, [r3, r2]

  return status;
 8004ce2:	2313      	movs	r3, #19
 8004ce4:	18fb      	adds	r3, r7, r3
 8004ce6:	781b      	ldrb	r3, [r3, #0]
}
 8004ce8:	0018      	movs	r0, r3
 8004cea:	46bd      	mov	sp, r7
 8004cec:	b006      	add	sp, #24
 8004cee:	bdb0      	pop	{r4, r5, r7, pc}
 8004cf0:	007f7f7f 	.word	0x007f7f7f
 8004cf4:	fffbffff 	.word	0xfffbffff

08004cf8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004cf8:	b5b0      	push	{r4, r5, r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2220      	movs	r2, #32
 8004d0c:	5c9b      	ldrb	r3, [r3, r2]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d101      	bne.n	8004d16 <HAL_RTC_SetDate+0x1e>
 8004d12:	2302      	movs	r3, #2
 8004d14:	e07e      	b.n	8004e14 <HAL_RTC_SetDate+0x11c>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2221      	movs	r2, #33	@ 0x21
 8004d22:	2102      	movs	r1, #2
 8004d24:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10e      	bne.n	8004d4a <HAL_RTC_SetDate+0x52>
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	785b      	ldrb	r3, [r3, #1]
 8004d30:	001a      	movs	r2, r3
 8004d32:	2310      	movs	r3, #16
 8004d34:	4013      	ands	r3, r2
 8004d36:	d008      	beq.n	8004d4a <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	785b      	ldrb	r3, [r3, #1]
 8004d3c:	2210      	movs	r2, #16
 8004d3e:	4393      	bics	r3, r2
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	330a      	adds	r3, #10
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d11c      	bne.n	8004d8a <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	78db      	ldrb	r3, [r3, #3]
 8004d54:	0018      	movs	r0, r3
 8004d56:	f000 fab1 	bl	80052bc <RTC_ByteToBcd2>
 8004d5a:	0003      	movs	r3, r0
 8004d5c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	785b      	ldrb	r3, [r3, #1]
 8004d62:	0018      	movs	r0, r3
 8004d64:	f000 faaa 	bl	80052bc <RTC_ByteToBcd2>
 8004d68:	0003      	movs	r3, r0
 8004d6a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004d6c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	789b      	ldrb	r3, [r3, #2]
 8004d72:	0018      	movs	r0, r3
 8004d74:	f000 faa2 	bl	80052bc <RTC_ByteToBcd2>
 8004d78:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004d7a:	0022      	movs	r2, r4
 8004d7c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004d84:	4313      	orrs	r3, r2
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	e00e      	b.n	8004da8 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	78db      	ldrb	r3, [r3, #3]
 8004d8e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	785b      	ldrb	r3, [r3, #1]
 8004d94:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004d96:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004d9c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	22ca      	movs	r2, #202	@ 0xca
 8004dae:	625a      	str	r2, [r3, #36]	@ 0x24
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2253      	movs	r2, #83	@ 0x53
 8004db6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004db8:	2513      	movs	r5, #19
 8004dba:	197c      	adds	r4, r7, r5
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	0018      	movs	r0, r3
 8004dc0:	f000 fa0e 	bl	80051e0 <RTC_EnterInitMode>
 8004dc4:	0003      	movs	r3, r0
 8004dc6:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004dc8:	0028      	movs	r0, r5
 8004dca:	183b      	adds	r3, r7, r0
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10c      	bne.n	8004dec <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4910      	ldr	r1, [pc, #64]	@ (8004e1c <HAL_RTC_SetDate+0x124>)
 8004dda:	400a      	ands	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004dde:	183c      	adds	r4, r7, r0
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	0018      	movs	r0, r3
 8004de4:	f000 fa40 	bl	8005268 <RTC_ExitInitMode>
 8004de8:	0003      	movs	r3, r0
 8004dea:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004dec:	2313      	movs	r3, #19
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d103      	bne.n	8004dfe <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2221      	movs	r2, #33	@ 0x21
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	22ff      	movs	r2, #255	@ 0xff
 8004e04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	5499      	strb	r1, [r3, r2]

  return status;
 8004e0e:	2313      	movs	r3, #19
 8004e10:	18fb      	adds	r3, r7, r3
 8004e12:	781b      	ldrb	r3, [r3, #0]
}
 8004e14:	0018      	movs	r0, r3
 8004e16:	46bd      	mov	sp, r7
 8004e18:	b006      	add	sp, #24
 8004e1a:	bdb0      	pop	{r4, r5, r7, pc}
 8004e1c:	00ffff3f 	.word	0x00ffff3f

08004e20 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004e20:	b590      	push	{r4, r7, lr}
 8004e22:	b089      	sub	sp, #36	@ 0x24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004e2c:	4ba7      	ldr	r3, [pc, #668]	@ (80050cc <HAL_RTC_SetAlarm_IT+0x2ac>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	22fa      	movs	r2, #250	@ 0xfa
 8004e32:	01d1      	lsls	r1, r2, #7
 8004e34:	0018      	movs	r0, r3
 8004e36:	f7fb f967 	bl	8000108 <__udivsi3>
 8004e3a:	0003      	movs	r3, r0
 8004e3c:	001a      	movs	r2, r3
 8004e3e:	0013      	movs	r3, r2
 8004e40:	015b      	lsls	r3, r3, #5
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	189b      	adds	r3, r3, r2
 8004e48:	00db      	lsls	r3, r3, #3
 8004e4a:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8004e50:	2300      	movs	r3, #0
 8004e52:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2220      	movs	r2, #32
 8004e58:	5c9b      	ldrb	r3, [r3, r2]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d101      	bne.n	8004e62 <HAL_RTC_SetAlarm_IT+0x42>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	e130      	b.n	80050c4 <HAL_RTC_SetAlarm_IT+0x2a4>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2220      	movs	r2, #32
 8004e66:	2101      	movs	r1, #1
 8004e68:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2221      	movs	r2, #33	@ 0x21
 8004e6e:	2102      	movs	r1, #2
 8004e70:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d136      	bne.n	8004ee6 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	2240      	movs	r2, #64	@ 0x40
 8004e80:	4013      	ands	r3, r2
 8004e82:	d102      	bne.n	8004e8a <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2200      	movs	r2, #0
 8004e88:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	0018      	movs	r0, r3
 8004e90:	f000 fa14 	bl	80052bc <RTC_ByteToBcd2>
 8004e94:	0003      	movs	r3, r0
 8004e96:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	785b      	ldrb	r3, [r3, #1]
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f000 fa0d 	bl	80052bc <RTC_ByteToBcd2>
 8004ea2:	0003      	movs	r3, r0
 8004ea4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8004ea6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	789b      	ldrb	r3, [r3, #2]
 8004eac:	0018      	movs	r0, r3
 8004eae:	f000 fa05 	bl	80052bc <RTC_ByteToBcd2>
 8004eb2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004eb4:	0022      	movs	r2, r4
 8004eb6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	78db      	ldrb	r3, [r3, #3]
 8004ebc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	5c9b      	ldrb	r3, [r3, r2]
 8004ec8:	0018      	movs	r0, r3
 8004eca:	f000 f9f7 	bl	80052bc <RTC_ByteToBcd2>
 8004ece:	0003      	movs	r3, r0
 8004ed0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8004ed2:	0022      	movs	r2, r4
 8004ed4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8004eda:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	61fb      	str	r3, [r7, #28]
 8004ee4:	e022      	b.n	8004f2c <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	2240      	movs	r2, #64	@ 0x40
 8004eee:	4013      	ands	r3, r2
 8004ef0:	d102      	bne.n	8004ef8 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	785b      	ldrb	r3, [r3, #1]
 8004f02:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004f04:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8004f0a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	78db      	ldrb	r3, [r3, #3]
 8004f10:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8004f12:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2120      	movs	r1, #32
 8004f18:	5c5b      	ldrb	r3, [r3, r1]
 8004f1a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8004f1c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8004f22:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8004f34:	4313      	orrs	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	22ca      	movs	r2, #202	@ 0xca
 8004f3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2253      	movs	r2, #83	@ 0x53
 8004f46:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f4c:	2380      	movs	r3, #128	@ 0x80
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d146      	bne.n	8004fe2 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689a      	ldr	r2, [r3, #8]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	495c      	ldr	r1, [pc, #368]	@ (80050d0 <HAL_RTC_SetAlarm_IT+0x2b0>)
 8004f60:	400a      	ands	r2, r1
 8004f62:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	22ff      	movs	r2, #255	@ 0xff
 8004f6c:	401a      	ands	r2, r3
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4958      	ldr	r1, [pc, #352]	@ (80050d4 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8004f74:	430a      	orrs	r2, r1
 8004f76:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d10d      	bne.n	8004fa0 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	22ff      	movs	r2, #255	@ 0xff
 8004f8a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2221      	movs	r2, #33	@ 0x21
 8004f90:	2103      	movs	r1, #3
 8004f92:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2220      	movs	r2, #32
 8004f98:	2100      	movs	r1, #0
 8004f9a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e091      	b.n	80050c4 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d0e5      	beq.n	8004f78 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	69fa      	ldr	r2, [r7, #28]
 8004fb2:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2180      	movs	r1, #128	@ 0x80
 8004fc8:	0049      	lsls	r1, r1, #1
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2180      	movs	r1, #128	@ 0x80
 8004fda:	0149      	lsls	r1, r1, #5
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	609a      	str	r2, [r3, #8]
 8004fe0:	e055      	b.n	800508e <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689a      	ldr	r2, [r3, #8]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	493a      	ldr	r1, [pc, #232]	@ (80050d8 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8004fee:	400a      	ands	r2, r1
 8004ff0:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	22ff      	movs	r2, #255	@ 0xff
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4936      	ldr	r1, [pc, #216]	@ (80050dc <HAL_RTC_SetAlarm_IT+0x2bc>)
 8005002:	430a      	orrs	r2, r1
 8005004:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005006:	4b31      	ldr	r3, [pc, #196]	@ (80050cc <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	22fa      	movs	r2, #250	@ 0xfa
 800500c:	01d1      	lsls	r1, r2, #7
 800500e:	0018      	movs	r0, r3
 8005010:	f7fb f87a 	bl	8000108 <__udivsi3>
 8005014:	0003      	movs	r3, r0
 8005016:	001a      	movs	r2, r3
 8005018:	0013      	movs	r3, r2
 800501a:	015b      	lsls	r3, r3, #5
 800501c:	1a9b      	subs	r3, r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	189b      	adds	r3, r3, r2
 8005022:	00db      	lsls	r3, r3, #3
 8005024:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	3b01      	subs	r3, #1
 800502a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10d      	bne.n	800504e <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	22ff      	movs	r2, #255	@ 0xff
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2221      	movs	r2, #33	@ 0x21
 800503e:	2103      	movs	r1, #3
 8005040:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2220      	movs	r2, #32
 8005046:	2100      	movs	r1, #0
 8005048:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e03a      	b.n	80050c4 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	2202      	movs	r2, #2
 8005056:	4013      	ands	r3, r2
 8005058:	d0e5      	beq.n	8005026 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69fa      	ldr	r2, [r7, #28]
 8005060:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69ba      	ldr	r2, [r7, #24]
 8005068:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2180      	movs	r1, #128	@ 0x80
 8005076:	0089      	lsls	r1, r1, #2
 8005078:	430a      	orrs	r2, r1
 800507a:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689a      	ldr	r2, [r3, #8]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2180      	movs	r1, #128	@ 0x80
 8005088:	0189      	lsls	r1, r1, #6
 800508a:	430a      	orrs	r2, r1
 800508c:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800508e:	4b14      	ldr	r3, [pc, #80]	@ (80050e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b13      	ldr	r3, [pc, #76]	@ (80050e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8005094:	2180      	movs	r1, #128	@ 0x80
 8005096:	0289      	lsls	r1, r1, #10
 8005098:	430a      	orrs	r2, r1
 800509a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800509c:	4b10      	ldr	r3, [pc, #64]	@ (80050e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	4b0f      	ldr	r3, [pc, #60]	@ (80050e0 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80050a2:	2180      	movs	r1, #128	@ 0x80
 80050a4:	0289      	lsls	r1, r1, #10
 80050a6:	430a      	orrs	r2, r1
 80050a8:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	22ff      	movs	r2, #255	@ 0xff
 80050b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2221      	movs	r2, #33	@ 0x21
 80050b6:	2101      	movs	r1, #1
 80050b8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2220      	movs	r2, #32
 80050be:	2100      	movs	r1, #0
 80050c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	0018      	movs	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	b009      	add	sp, #36	@ 0x24
 80050ca:	bd90      	pop	{r4, r7, pc}
 80050cc:	20000000 	.word	0x20000000
 80050d0:	fffffeff 	.word	0xfffffeff
 80050d4:	fffffe7f 	.word	0xfffffe7f
 80050d8:	fffffdff 	.word	0xfffffdff
 80050dc:	fffffd7f 	.word	0xfffffd7f
 80050e0:	40010400 	.word	0x40010400

080050e4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80050ec:	4b21      	ldr	r3, [pc, #132]	@ (8005174 <HAL_RTC_AlarmIRQHandler+0x90>)
 80050ee:	2280      	movs	r2, #128	@ 0x80
 80050f0:	0292      	lsls	r2, r2, #10
 80050f2:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689a      	ldr	r2, [r3, #8]
 80050fa:	2380      	movs	r3, #128	@ 0x80
 80050fc:	015b      	lsls	r3, r3, #5
 80050fe:	4013      	ands	r3, r2
 8005100:	d014      	beq.n	800512c <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68da      	ldr	r2, [r3, #12]
 8005108:	2380      	movs	r3, #128	@ 0x80
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	4013      	ands	r3, r2
 800510e:	d00d      	beq.n	800512c <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	22ff      	movs	r2, #255	@ 0xff
 8005118:	401a      	ands	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4916      	ldr	r1, [pc, #88]	@ (8005178 <HAL_RTC_AlarmIRQHandler+0x94>)
 8005120:	430a      	orrs	r2, r1
 8005122:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	0018      	movs	r0, r3
 8005128:	f000 f82a 	bl	8005180 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	2380      	movs	r3, #128	@ 0x80
 8005134:	019b      	lsls	r3, r3, #6
 8005136:	4013      	ands	r3, r2
 8005138:	d014      	beq.n	8005164 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68da      	ldr	r2, [r3, #12]
 8005140:	2380      	movs	r3, #128	@ 0x80
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	4013      	ands	r3, r2
 8005146:	d00d      	beq.n	8005164 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	22ff      	movs	r2, #255	@ 0xff
 8005150:	401a      	ands	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4909      	ldr	r1, [pc, #36]	@ (800517c <HAL_RTC_AlarmIRQHandler+0x98>)
 8005158:	430a      	orrs	r2, r1
 800515a:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	0018      	movs	r0, r3
 8005160:	f000 f8cd 	bl	80052fe <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2221      	movs	r2, #33	@ 0x21
 8005168:	2101      	movs	r1, #1
 800516a:	5499      	strb	r1, [r3, r2]
}
 800516c:	46c0      	nop			@ (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	b002      	add	sp, #8
 8005172:	bd80      	pop	{r7, pc}
 8005174:	40010400 	.word	0x40010400
 8005178:	fffffe7f 	.word	0xfffffe7f
 800517c:	fffffd7f 	.word	0xfffffd7f

08005180 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005188:	46c0      	nop			@ (mov r8, r8)
 800518a:	46bd      	mov	sp, r7
 800518c:	b002      	add	sp, #8
 800518e:	bd80      	pop	{r7, pc}

08005190 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005198:	2300      	movs	r3, #0
 800519a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a0e      	ldr	r2, [pc, #56]	@ (80051dc <HAL_RTC_WaitForSynchro+0x4c>)
 80051a2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80051a4:	f7fe f9fc 	bl	80035a0 <HAL_GetTick>
 80051a8:	0003      	movs	r3, r0
 80051aa:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051ac:	e00a      	b.n	80051c4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80051ae:	f7fe f9f7 	bl	80035a0 <HAL_GetTick>
 80051b2:	0002      	movs	r2, r0
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	1ad2      	subs	r2, r2, r3
 80051b8:	23fa      	movs	r3, #250	@ 0xfa
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	429a      	cmp	r2, r3
 80051be:	d901      	bls.n	80051c4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e006      	b.n	80051d2 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	4013      	ands	r3, r2
 80051ce:	d0ee      	beq.n	80051ae <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	0018      	movs	r0, r3
 80051d4:	46bd      	mov	sp, r7
 80051d6:	b004      	add	sp, #16
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	46c0      	nop			@ (mov r8, r8)
 80051dc:	0001ff5f 	.word	0x0001ff5f

080051e0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80051ec:	230f      	movs	r3, #15
 80051ee:	18fb      	adds	r3, r7, r3
 80051f0:	2200      	movs	r2, #0
 80051f2:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	2240      	movs	r2, #64	@ 0x40
 80051fc:	4013      	ands	r3, r2
 80051fe:	d12c      	bne.n	800525a <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2180      	movs	r1, #128	@ 0x80
 800520c:	430a      	orrs	r2, r1
 800520e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005210:	f7fe f9c6 	bl	80035a0 <HAL_GetTick>
 8005214:	0003      	movs	r3, r0
 8005216:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005218:	e014      	b.n	8005244 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800521a:	f7fe f9c1 	bl	80035a0 <HAL_GetTick>
 800521e:	0002      	movs	r2, r0
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	1ad2      	subs	r2, r2, r3
 8005224:	200f      	movs	r0, #15
 8005226:	183b      	adds	r3, r7, r0
 8005228:	1839      	adds	r1, r7, r0
 800522a:	7809      	ldrb	r1, [r1, #0]
 800522c:	7019      	strb	r1, [r3, #0]
 800522e:	23fa      	movs	r3, #250	@ 0xfa
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	429a      	cmp	r2, r3
 8005234:	d906      	bls.n	8005244 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2221      	movs	r2, #33	@ 0x21
 800523a:	2104      	movs	r1, #4
 800523c:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 800523e:	183b      	adds	r3, r7, r0
 8005240:	2201      	movs	r2, #1
 8005242:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	2240      	movs	r2, #64	@ 0x40
 800524c:	4013      	ands	r3, r2
 800524e:	d104      	bne.n	800525a <RTC_EnterInitMode+0x7a>
 8005250:	230f      	movs	r3, #15
 8005252:	18fb      	adds	r3, r7, r3
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d1df      	bne.n	800521a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800525a:	230f      	movs	r3, #15
 800525c:	18fb      	adds	r3, r7, r3
 800525e:	781b      	ldrb	r3, [r3, #0]
}
 8005260:	0018      	movs	r0, r3
 8005262:	46bd      	mov	sp, r7
 8005264:	b004      	add	sp, #16
 8005266:	bd80      	pop	{r7, pc}

08005268 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005268:	b590      	push	{r4, r7, lr}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005270:	240f      	movs	r4, #15
 8005272:	193b      	adds	r3, r7, r4
 8005274:	2200      	movs	r2, #0
 8005276:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2180      	movs	r1, #128	@ 0x80
 8005284:	438a      	bics	r2, r1
 8005286:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2220      	movs	r2, #32
 8005290:	4013      	ands	r3, r2
 8005292:	d10c      	bne.n	80052ae <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	0018      	movs	r0, r3
 8005298:	f7ff ff7a 	bl	8005190 <HAL_RTC_WaitForSynchro>
 800529c:	1e03      	subs	r3, r0, #0
 800529e:	d006      	beq.n	80052ae <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2221      	movs	r2, #33	@ 0x21
 80052a4:	2104      	movs	r1, #4
 80052a6:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80052a8:	193b      	adds	r3, r7, r4
 80052aa:	2201      	movs	r2, #1
 80052ac:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80052ae:	230f      	movs	r3, #15
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	781b      	ldrb	r3, [r3, #0]
}
 80052b4:	0018      	movs	r0, r3
 80052b6:	46bd      	mov	sp, r7
 80052b8:	b005      	add	sp, #20
 80052ba:	bd90      	pop	{r4, r7, pc}

080052bc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b084      	sub	sp, #16
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	0002      	movs	r2, r0
 80052c4:	1dfb      	adds	r3, r7, #7
 80052c6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80052cc:	e007      	b.n	80052de <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	3301      	adds	r3, #1
 80052d2:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80052d4:	1dfb      	adds	r3, r7, #7
 80052d6:	1dfa      	adds	r2, r7, #7
 80052d8:	7812      	ldrb	r2, [r2, #0]
 80052da:	3a0a      	subs	r2, #10
 80052dc:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 80052de:	1dfb      	adds	r3, r7, #7
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	2b09      	cmp	r3, #9
 80052e4:	d8f3      	bhi.n	80052ce <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	011b      	lsls	r3, r3, #4
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	1dfb      	adds	r3, r7, #7
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	b2db      	uxtb	r3, r3
}
 80052f6:	0018      	movs	r0, r3
 80052f8:	46bd      	mov	sp, r7
 80052fa:	b004      	add	sp, #16
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b082      	sub	sp, #8
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005306:	46c0      	nop			@ (mov r8, r8)
 8005308:	46bd      	mov	sp, r7
 800530a:	b002      	add	sp, #8
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e083      	b.n	800542a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005326:	2b00      	cmp	r3, #0
 8005328:	d109      	bne.n	800533e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685a      	ldr	r2, [r3, #4]
 800532e:	2382      	movs	r3, #130	@ 0x82
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	429a      	cmp	r2, r3
 8005334:	d009      	beq.n	800534a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	61da      	str	r2, [r3, #28]
 800533c:	e005      	b.n	800534a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2251      	movs	r2, #81	@ 0x51
 8005354:	5c9b      	ldrb	r3, [r3, r2]
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d107      	bne.n	800536c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2250      	movs	r2, #80	@ 0x50
 8005360:	2100      	movs	r1, #0
 8005362:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	0018      	movs	r0, r3
 8005368:	f7fd ff88 	bl	800327c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2251      	movs	r2, #81	@ 0x51
 8005370:	2102      	movs	r1, #2
 8005372:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2140      	movs	r1, #64	@ 0x40
 8005380:	438a      	bics	r2, r1
 8005382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	2382      	movs	r3, #130	@ 0x82
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	401a      	ands	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6899      	ldr	r1, [r3, #8]
 8005392:	2384      	movs	r3, #132	@ 0x84
 8005394:	021b      	lsls	r3, r3, #8
 8005396:	400b      	ands	r3, r1
 8005398:	431a      	orrs	r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68d9      	ldr	r1, [r3, #12]
 800539e:	2380      	movs	r3, #128	@ 0x80
 80053a0:	011b      	lsls	r3, r3, #4
 80053a2:	400b      	ands	r3, r1
 80053a4:	431a      	orrs	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	2102      	movs	r1, #2
 80053ac:	400b      	ands	r3, r1
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	2101      	movs	r1, #1
 80053b6:	400b      	ands	r3, r1
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6999      	ldr	r1, [r3, #24]
 80053be:	2380      	movs	r3, #128	@ 0x80
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	400b      	ands	r3, r1
 80053c4:	431a      	orrs	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	2138      	movs	r1, #56	@ 0x38
 80053cc:	400b      	ands	r3, r1
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	2180      	movs	r1, #128	@ 0x80
 80053d6:	400b      	ands	r3, r1
 80053d8:	431a      	orrs	r2, r3
 80053da:	0011      	movs	r1, r2
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053e0:	2380      	movs	r3, #128	@ 0x80
 80053e2:	019b      	lsls	r3, r3, #6
 80053e4:	401a      	ands	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	0c1b      	lsrs	r3, r3, #16
 80053f4:	2204      	movs	r2, #4
 80053f6:	4013      	ands	r3, r2
 80053f8:	0019      	movs	r1, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	2210      	movs	r2, #16
 8005400:	401a      	ands	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	69da      	ldr	r2, [r3, #28]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4907      	ldr	r1, [pc, #28]	@ (8005434 <HAL_SPI_Init+0x124>)
 8005416:	400a      	ands	r2, r1
 8005418:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2251      	movs	r2, #81	@ 0x51
 8005424:	2101      	movs	r1, #1
 8005426:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	0018      	movs	r0, r3
 800542c:	46bd      	mov	sp, r7
 800542e:	b002      	add	sp, #8
 8005430:	bd80      	pop	{r7, pc}
 8005432:	46c0      	nop			@ (mov r8, r8)
 8005434:	fffff7ff 	.word	0xfffff7ff

08005438 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e044      	b.n	80054d4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800544e:	2b00      	cmp	r3, #0
 8005450:	d107      	bne.n	8005462 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2278      	movs	r2, #120	@ 0x78
 8005456:	2100      	movs	r1, #0
 8005458:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	0018      	movs	r0, r3
 800545e:	f7fd ff73 	bl	8003348 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2224      	movs	r2, #36	@ 0x24
 8005466:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2101      	movs	r1, #1
 8005474:	438a      	bics	r2, r1
 8005476:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	d003      	beq.n	8005488 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	0018      	movs	r0, r3
 8005484:	f000 fde6 	bl	8006054 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	0018      	movs	r0, r3
 800548c:	f000 fb44 	bl	8005b18 <UART_SetConfig>
 8005490:	0003      	movs	r3, r0
 8005492:	2b01      	cmp	r3, #1
 8005494:	d101      	bne.n	800549a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e01c      	b.n	80054d4 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	490d      	ldr	r1, [pc, #52]	@ (80054dc <HAL_UART_Init+0xa4>)
 80054a6:	400a      	ands	r2, r1
 80054a8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689a      	ldr	r2, [r3, #8]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	212a      	movs	r1, #42	@ 0x2a
 80054b6:	438a      	bics	r2, r1
 80054b8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2101      	movs	r1, #1
 80054c6:	430a      	orrs	r2, r1
 80054c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	0018      	movs	r0, r3
 80054ce:	f000 fe75 	bl	80061bc <UART_CheckIdleState>
 80054d2:	0003      	movs	r3, r0
}
 80054d4:	0018      	movs	r0, r3
 80054d6:	46bd      	mov	sp, r7
 80054d8:	b002      	add	sp, #8
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	ffffb7ff 	.word	0xffffb7ff

080054e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054e0:	b590      	push	{r4, r7, lr}
 80054e2:	b0ab      	sub	sp, #172	@ 0xac
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	69db      	ldr	r3, [r3, #28]
 80054ee:	22a4      	movs	r2, #164	@ 0xa4
 80054f0:	18b9      	adds	r1, r7, r2
 80054f2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	20a0      	movs	r0, #160	@ 0xa0
 80054fc:	1839      	adds	r1, r7, r0
 80054fe:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	219c      	movs	r1, #156	@ 0x9c
 8005508:	1879      	adds	r1, r7, r1
 800550a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800550c:	0011      	movs	r1, r2
 800550e:	18bb      	adds	r3, r7, r2
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a99      	ldr	r2, [pc, #612]	@ (8005778 <HAL_UART_IRQHandler+0x298>)
 8005514:	4013      	ands	r3, r2
 8005516:	2298      	movs	r2, #152	@ 0x98
 8005518:	18bc      	adds	r4, r7, r2
 800551a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800551c:	18bb      	adds	r3, r7, r2
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d114      	bne.n	800554e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005524:	187b      	adds	r3, r7, r1
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2220      	movs	r2, #32
 800552a:	4013      	ands	r3, r2
 800552c:	d00f      	beq.n	800554e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800552e:	183b      	adds	r3, r7, r0
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2220      	movs	r2, #32
 8005534:	4013      	ands	r3, r2
 8005536:	d00a      	beq.n	800554e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800553c:	2b00      	cmp	r3, #0
 800553e:	d100      	bne.n	8005542 <HAL_UART_IRQHandler+0x62>
 8005540:	e2be      	b.n	8005ac0 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	0010      	movs	r0, r2
 800554a:	4798      	blx	r3
      }
      return;
 800554c:	e2b8      	b.n	8005ac0 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800554e:	2398      	movs	r3, #152	@ 0x98
 8005550:	18fb      	adds	r3, r7, r3
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d100      	bne.n	800555a <HAL_UART_IRQHandler+0x7a>
 8005558:	e114      	b.n	8005784 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800555a:	239c      	movs	r3, #156	@ 0x9c
 800555c:	18fb      	adds	r3, r7, r3
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2201      	movs	r2, #1
 8005562:	4013      	ands	r3, r2
 8005564:	d106      	bne.n	8005574 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005566:	23a0      	movs	r3, #160	@ 0xa0
 8005568:	18fb      	adds	r3, r7, r3
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a83      	ldr	r2, [pc, #524]	@ (800577c <HAL_UART_IRQHandler+0x29c>)
 800556e:	4013      	ands	r3, r2
 8005570:	d100      	bne.n	8005574 <HAL_UART_IRQHandler+0x94>
 8005572:	e107      	b.n	8005784 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005574:	23a4      	movs	r3, #164	@ 0xa4
 8005576:	18fb      	adds	r3, r7, r3
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2201      	movs	r2, #1
 800557c:	4013      	ands	r3, r2
 800557e:	d012      	beq.n	80055a6 <HAL_UART_IRQHandler+0xc6>
 8005580:	23a0      	movs	r3, #160	@ 0xa0
 8005582:	18fb      	adds	r3, r7, r3
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	2380      	movs	r3, #128	@ 0x80
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	4013      	ands	r3, r2
 800558c:	d00b      	beq.n	80055a6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2201      	movs	r2, #1
 8005594:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2284      	movs	r2, #132	@ 0x84
 800559a:	589b      	ldr	r3, [r3, r2]
 800559c:	2201      	movs	r2, #1
 800559e:	431a      	orrs	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2184      	movs	r1, #132	@ 0x84
 80055a4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055a6:	23a4      	movs	r3, #164	@ 0xa4
 80055a8:	18fb      	adds	r3, r7, r3
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2202      	movs	r2, #2
 80055ae:	4013      	ands	r3, r2
 80055b0:	d011      	beq.n	80055d6 <HAL_UART_IRQHandler+0xf6>
 80055b2:	239c      	movs	r3, #156	@ 0x9c
 80055b4:	18fb      	adds	r3, r7, r3
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2201      	movs	r2, #1
 80055ba:	4013      	ands	r3, r2
 80055bc:	d00b      	beq.n	80055d6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2202      	movs	r2, #2
 80055c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2284      	movs	r2, #132	@ 0x84
 80055ca:	589b      	ldr	r3, [r3, r2]
 80055cc:	2204      	movs	r2, #4
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2184      	movs	r1, #132	@ 0x84
 80055d4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055d6:	23a4      	movs	r3, #164	@ 0xa4
 80055d8:	18fb      	adds	r3, r7, r3
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2204      	movs	r2, #4
 80055de:	4013      	ands	r3, r2
 80055e0:	d011      	beq.n	8005606 <HAL_UART_IRQHandler+0x126>
 80055e2:	239c      	movs	r3, #156	@ 0x9c
 80055e4:	18fb      	adds	r3, r7, r3
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2201      	movs	r2, #1
 80055ea:	4013      	ands	r3, r2
 80055ec:	d00b      	beq.n	8005606 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2204      	movs	r2, #4
 80055f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2284      	movs	r2, #132	@ 0x84
 80055fa:	589b      	ldr	r3, [r3, r2]
 80055fc:	2202      	movs	r2, #2
 80055fe:	431a      	orrs	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2184      	movs	r1, #132	@ 0x84
 8005604:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005606:	23a4      	movs	r3, #164	@ 0xa4
 8005608:	18fb      	adds	r3, r7, r3
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2208      	movs	r2, #8
 800560e:	4013      	ands	r3, r2
 8005610:	d017      	beq.n	8005642 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005612:	23a0      	movs	r3, #160	@ 0xa0
 8005614:	18fb      	adds	r3, r7, r3
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2220      	movs	r2, #32
 800561a:	4013      	ands	r3, r2
 800561c:	d105      	bne.n	800562a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800561e:	239c      	movs	r3, #156	@ 0x9c
 8005620:	18fb      	adds	r3, r7, r3
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2201      	movs	r2, #1
 8005626:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005628:	d00b      	beq.n	8005642 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	2208      	movs	r2, #8
 8005630:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2284      	movs	r2, #132	@ 0x84
 8005636:	589b      	ldr	r3, [r3, r2]
 8005638:	2208      	movs	r2, #8
 800563a:	431a      	orrs	r2, r3
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2184      	movs	r1, #132	@ 0x84
 8005640:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005642:	23a4      	movs	r3, #164	@ 0xa4
 8005644:	18fb      	adds	r3, r7, r3
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	2380      	movs	r3, #128	@ 0x80
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	4013      	ands	r3, r2
 800564e:	d013      	beq.n	8005678 <HAL_UART_IRQHandler+0x198>
 8005650:	23a0      	movs	r3, #160	@ 0xa0
 8005652:	18fb      	adds	r3, r7, r3
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	2380      	movs	r3, #128	@ 0x80
 8005658:	04db      	lsls	r3, r3, #19
 800565a:	4013      	ands	r3, r2
 800565c:	d00c      	beq.n	8005678 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2280      	movs	r2, #128	@ 0x80
 8005664:	0112      	lsls	r2, r2, #4
 8005666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2284      	movs	r2, #132	@ 0x84
 800566c:	589b      	ldr	r3, [r3, r2]
 800566e:	2220      	movs	r2, #32
 8005670:	431a      	orrs	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2184      	movs	r1, #132	@ 0x84
 8005676:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2284      	movs	r2, #132	@ 0x84
 800567c:	589b      	ldr	r3, [r3, r2]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d100      	bne.n	8005684 <HAL_UART_IRQHandler+0x1a4>
 8005682:	e21f      	b.n	8005ac4 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005684:	23a4      	movs	r3, #164	@ 0xa4
 8005686:	18fb      	adds	r3, r7, r3
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2220      	movs	r2, #32
 800568c:	4013      	ands	r3, r2
 800568e:	d00e      	beq.n	80056ae <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005690:	23a0      	movs	r3, #160	@ 0xa0
 8005692:	18fb      	adds	r3, r7, r3
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2220      	movs	r2, #32
 8005698:	4013      	ands	r3, r2
 800569a:	d008      	beq.n	80056ae <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d004      	beq.n	80056ae <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	0010      	movs	r0, r2
 80056ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2284      	movs	r2, #132	@ 0x84
 80056b2:	589b      	ldr	r3, [r3, r2]
 80056b4:	2194      	movs	r1, #148	@ 0x94
 80056b6:	187a      	adds	r2, r7, r1
 80056b8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2240      	movs	r2, #64	@ 0x40
 80056c2:	4013      	ands	r3, r2
 80056c4:	2b40      	cmp	r3, #64	@ 0x40
 80056c6:	d004      	beq.n	80056d2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80056c8:	187b      	adds	r3, r7, r1
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2228      	movs	r2, #40	@ 0x28
 80056ce:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056d0:	d047      	beq.n	8005762 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	0018      	movs	r0, r3
 80056d6:	f000 fe89 	bl	80063ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	2240      	movs	r2, #64	@ 0x40
 80056e2:	4013      	ands	r3, r2
 80056e4:	2b40      	cmp	r3, #64	@ 0x40
 80056e6:	d137      	bne.n	8005758 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056e8:	f3ef 8310 	mrs	r3, PRIMASK
 80056ec:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80056ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056f0:	2090      	movs	r0, #144	@ 0x90
 80056f2:	183a      	adds	r2, r7, r0
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	2301      	movs	r3, #1
 80056f8:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056fc:	f383 8810 	msr	PRIMASK, r3
}
 8005700:	46c0      	nop			@ (mov r8, r8)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2140      	movs	r1, #64	@ 0x40
 800570e:	438a      	bics	r2, r1
 8005710:	609a      	str	r2, [r3, #8]
 8005712:	183b      	adds	r3, r7, r0
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005718:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800571a:	f383 8810 	msr	PRIMASK, r3
}
 800571e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005724:	2b00      	cmp	r3, #0
 8005726:	d012      	beq.n	800574e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800572c:	4a14      	ldr	r2, [pc, #80]	@ (8005780 <HAL_UART_IRQHandler+0x2a0>)
 800572e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005734:	0018      	movs	r0, r3
 8005736:	f7fe f85b 	bl	80037f0 <HAL_DMA_Abort_IT>
 800573a:	1e03      	subs	r3, r0, #0
 800573c:	d01a      	beq.n	8005774 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005742:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005748:	0018      	movs	r0, r3
 800574a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800574c:	e012      	b.n	8005774 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	0018      	movs	r0, r3
 8005752:	f000 f9cd 	bl	8005af0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005756:	e00d      	b.n	8005774 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	0018      	movs	r0, r3
 800575c:	f000 f9c8 	bl	8005af0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005760:	e008      	b.n	8005774 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	0018      	movs	r0, r3
 8005766:	f000 f9c3 	bl	8005af0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2284      	movs	r2, #132	@ 0x84
 800576e:	2100      	movs	r1, #0
 8005770:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005772:	e1a7      	b.n	8005ac4 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005774:	46c0      	nop			@ (mov r8, r8)
    return;
 8005776:	e1a5      	b.n	8005ac4 <HAL_UART_IRQHandler+0x5e4>
 8005778:	0000080f 	.word	0x0000080f
 800577c:	04000120 	.word	0x04000120
 8005780:	080064b5 	.word	0x080064b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005788:	2b01      	cmp	r3, #1
 800578a:	d000      	beq.n	800578e <HAL_UART_IRQHandler+0x2ae>
 800578c:	e159      	b.n	8005a42 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800578e:	23a4      	movs	r3, #164	@ 0xa4
 8005790:	18fb      	adds	r3, r7, r3
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2210      	movs	r2, #16
 8005796:	4013      	ands	r3, r2
 8005798:	d100      	bne.n	800579c <HAL_UART_IRQHandler+0x2bc>
 800579a:	e152      	b.n	8005a42 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800579c:	23a0      	movs	r3, #160	@ 0xa0
 800579e:	18fb      	adds	r3, r7, r3
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2210      	movs	r2, #16
 80057a4:	4013      	ands	r3, r2
 80057a6:	d100      	bne.n	80057aa <HAL_UART_IRQHandler+0x2ca>
 80057a8:	e14b      	b.n	8005a42 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2210      	movs	r2, #16
 80057b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	2240      	movs	r2, #64	@ 0x40
 80057ba:	4013      	ands	r3, r2
 80057bc:	2b40      	cmp	r3, #64	@ 0x40
 80057be:	d000      	beq.n	80057c2 <HAL_UART_IRQHandler+0x2e2>
 80057c0:	e0bf      	b.n	8005942 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	217e      	movs	r1, #126	@ 0x7e
 80057cc:	187b      	adds	r3, r7, r1
 80057ce:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80057d0:	187b      	adds	r3, r7, r1
 80057d2:	881b      	ldrh	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d100      	bne.n	80057da <HAL_UART_IRQHandler+0x2fa>
 80057d8:	e095      	b.n	8005906 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2258      	movs	r2, #88	@ 0x58
 80057de:	5a9b      	ldrh	r3, [r3, r2]
 80057e0:	187a      	adds	r2, r7, r1
 80057e2:	8812      	ldrh	r2, [r2, #0]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d300      	bcc.n	80057ea <HAL_UART_IRQHandler+0x30a>
 80057e8:	e08d      	b.n	8005906 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	187a      	adds	r2, r7, r1
 80057ee:	215a      	movs	r1, #90	@ 0x5a
 80057f0:	8812      	ldrh	r2, [r2, #0]
 80057f2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2220      	movs	r2, #32
 80057fe:	4013      	ands	r3, r2
 8005800:	d16f      	bne.n	80058e2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005802:	f3ef 8310 	mrs	r3, PRIMASK
 8005806:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800580a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800580c:	2301      	movs	r3, #1
 800580e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005812:	f383 8810 	msr	PRIMASK, r3
}
 8005816:	46c0      	nop			@ (mov r8, r8)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	49ad      	ldr	r1, [pc, #692]	@ (8005ad8 <HAL_UART_IRQHandler+0x5f8>)
 8005824:	400a      	ands	r2, r1
 8005826:	601a      	str	r2, [r3, #0]
 8005828:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800582a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800582c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800582e:	f383 8810 	msr	PRIMASK, r3
}
 8005832:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005834:	f3ef 8310 	mrs	r3, PRIMASK
 8005838:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800583a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800583c:	677b      	str	r3, [r7, #116]	@ 0x74
 800583e:	2301      	movs	r3, #1
 8005840:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005844:	f383 8810 	msr	PRIMASK, r3
}
 8005848:	46c0      	nop			@ (mov r8, r8)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2101      	movs	r1, #1
 8005856:	438a      	bics	r2, r1
 8005858:	609a      	str	r2, [r3, #8]
 800585a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800585c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800585e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005860:	f383 8810 	msr	PRIMASK, r3
}
 8005864:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005866:	f3ef 8310 	mrs	r3, PRIMASK
 800586a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800586c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800586e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005870:	2301      	movs	r3, #1
 8005872:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005876:	f383 8810 	msr	PRIMASK, r3
}
 800587a:	46c0      	nop			@ (mov r8, r8)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2140      	movs	r1, #64	@ 0x40
 8005888:	438a      	bics	r2, r1
 800588a:	609a      	str	r2, [r3, #8]
 800588c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800588e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005890:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005892:	f383 8810 	msr	PRIMASK, r3
}
 8005896:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2280      	movs	r2, #128	@ 0x80
 800589c:	2120      	movs	r1, #32
 800589e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058a6:	f3ef 8310 	mrs	r3, PRIMASK
 80058aa:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80058ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058b0:	2301      	movs	r3, #1
 80058b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80058b6:	f383 8810 	msr	PRIMASK, r3
}
 80058ba:	46c0      	nop			@ (mov r8, r8)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2110      	movs	r1, #16
 80058c8:	438a      	bics	r2, r1
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058d2:	f383 8810 	msr	PRIMASK, r3
}
 80058d6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058dc:	0018      	movs	r0, r3
 80058de:	f7fd ff47 	bl	8003770 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2202      	movs	r2, #2
 80058e6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2258      	movs	r2, #88	@ 0x58
 80058ec:	5a9a      	ldrh	r2, [r3, r2]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	215a      	movs	r1, #90	@ 0x5a
 80058f2:	5a5b      	ldrh	r3, [r3, r1]
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	0011      	movs	r1, r2
 80058fe:	0018      	movs	r0, r3
 8005900:	f000 f8fe 	bl	8005b00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005904:	e0e0      	b.n	8005ac8 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2258      	movs	r2, #88	@ 0x58
 800590a:	5a9b      	ldrh	r3, [r3, r2]
 800590c:	227e      	movs	r2, #126	@ 0x7e
 800590e:	18ba      	adds	r2, r7, r2
 8005910:	8812      	ldrh	r2, [r2, #0]
 8005912:	429a      	cmp	r2, r3
 8005914:	d000      	beq.n	8005918 <HAL_UART_IRQHandler+0x438>
 8005916:	e0d7      	b.n	8005ac8 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2220      	movs	r2, #32
 8005922:	4013      	ands	r3, r2
 8005924:	2b20      	cmp	r3, #32
 8005926:	d000      	beq.n	800592a <HAL_UART_IRQHandler+0x44a>
 8005928:	e0ce      	b.n	8005ac8 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2202      	movs	r2, #2
 800592e:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2258      	movs	r2, #88	@ 0x58
 8005934:	5a9a      	ldrh	r2, [r3, r2]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	0011      	movs	r1, r2
 800593a:	0018      	movs	r0, r3
 800593c:	f000 f8e0 	bl	8005b00 <HAL_UARTEx_RxEventCallback>
      return;
 8005940:	e0c2      	b.n	8005ac8 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2258      	movs	r2, #88	@ 0x58
 8005946:	5a99      	ldrh	r1, [r3, r2]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	225a      	movs	r2, #90	@ 0x5a
 800594c:	5a9b      	ldrh	r3, [r3, r2]
 800594e:	b29a      	uxth	r2, r3
 8005950:	208e      	movs	r0, #142	@ 0x8e
 8005952:	183b      	adds	r3, r7, r0
 8005954:	1a8a      	subs	r2, r1, r2
 8005956:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	225a      	movs	r2, #90	@ 0x5a
 800595c:	5a9b      	ldrh	r3, [r3, r2]
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d100      	bne.n	8005966 <HAL_UART_IRQHandler+0x486>
 8005964:	e0b2      	b.n	8005acc <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8005966:	183b      	adds	r3, r7, r0
 8005968:	881b      	ldrh	r3, [r3, #0]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d100      	bne.n	8005970 <HAL_UART_IRQHandler+0x490>
 800596e:	e0ad      	b.n	8005acc <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005970:	f3ef 8310 	mrs	r3, PRIMASK
 8005974:	60fb      	str	r3, [r7, #12]
  return(result);
 8005976:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005978:	2488      	movs	r4, #136	@ 0x88
 800597a:	193a      	adds	r2, r7, r4
 800597c:	6013      	str	r3, [r2, #0]
 800597e:	2301      	movs	r3, #1
 8005980:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f383 8810 	msr	PRIMASK, r3
}
 8005988:	46c0      	nop			@ (mov r8, r8)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4951      	ldr	r1, [pc, #324]	@ (8005adc <HAL_UART_IRQHandler+0x5fc>)
 8005996:	400a      	ands	r2, r1
 8005998:	601a      	str	r2, [r3, #0]
 800599a:	193b      	adds	r3, r7, r4
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	f383 8810 	msr	PRIMASK, r3
}
 80059a6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059a8:	f3ef 8310 	mrs	r3, PRIMASK
 80059ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80059ae:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b0:	2484      	movs	r4, #132	@ 0x84
 80059b2:	193a      	adds	r2, r7, r4
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	2301      	movs	r3, #1
 80059b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	f383 8810 	msr	PRIMASK, r3
}
 80059c0:	46c0      	nop			@ (mov r8, r8)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689a      	ldr	r2, [r3, #8]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2101      	movs	r1, #1
 80059ce:	438a      	bics	r2, r1
 80059d0:	609a      	str	r2, [r3, #8]
 80059d2:	193b      	adds	r3, r7, r4
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059d8:	6a3b      	ldr	r3, [r7, #32]
 80059da:	f383 8810 	msr	PRIMASK, r3
}
 80059de:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2280      	movs	r2, #128	@ 0x80
 80059e4:	2120      	movs	r1, #32
 80059e6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80059f4:	f3ef 8310 	mrs	r3, PRIMASK
 80059f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80059fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059fc:	2480      	movs	r4, #128	@ 0x80
 80059fe:	193a      	adds	r2, r7, r4
 8005a00:	6013      	str	r3, [r2, #0]
 8005a02:	2301      	movs	r3, #1
 8005a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a08:	f383 8810 	msr	PRIMASK, r3
}
 8005a0c:	46c0      	nop			@ (mov r8, r8)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2110      	movs	r1, #16
 8005a1a:	438a      	bics	r2, r1
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	193b      	adds	r3, r7, r4
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a26:	f383 8810 	msr	PRIMASK, r3
}
 8005a2a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2202      	movs	r2, #2
 8005a30:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a32:	183b      	adds	r3, r7, r0
 8005a34:	881a      	ldrh	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	0011      	movs	r1, r2
 8005a3a:	0018      	movs	r0, r3
 8005a3c:	f000 f860 	bl	8005b00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a40:	e044      	b.n	8005acc <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a42:	23a4      	movs	r3, #164	@ 0xa4
 8005a44:	18fb      	adds	r3, r7, r3
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	2380      	movs	r3, #128	@ 0x80
 8005a4a:	035b      	lsls	r3, r3, #13
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	d010      	beq.n	8005a72 <HAL_UART_IRQHandler+0x592>
 8005a50:	239c      	movs	r3, #156	@ 0x9c
 8005a52:	18fb      	adds	r3, r7, r3
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	2380      	movs	r3, #128	@ 0x80
 8005a58:	03db      	lsls	r3, r3, #15
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	d009      	beq.n	8005a72 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2280      	movs	r2, #128	@ 0x80
 8005a64:	0352      	lsls	r2, r2, #13
 8005a66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	f000 fd60 	bl	8006530 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a70:	e02f      	b.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005a72:	23a4      	movs	r3, #164	@ 0xa4
 8005a74:	18fb      	adds	r3, r7, r3
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2280      	movs	r2, #128	@ 0x80
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d00f      	beq.n	8005a9e <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005a7e:	23a0      	movs	r3, #160	@ 0xa0
 8005a80:	18fb      	adds	r3, r7, r3
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2280      	movs	r2, #128	@ 0x80
 8005a86:	4013      	ands	r3, r2
 8005a88:	d009      	beq.n	8005a9e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d01e      	beq.n	8005ad0 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	0010      	movs	r0, r2
 8005a9a:	4798      	blx	r3
    }
    return;
 8005a9c:	e018      	b.n	8005ad0 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a9e:	23a4      	movs	r3, #164	@ 0xa4
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2240      	movs	r2, #64	@ 0x40
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	d013      	beq.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
 8005aaa:	23a0      	movs	r3, #160	@ 0xa0
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2240      	movs	r2, #64	@ 0x40
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	d00d      	beq.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	0018      	movs	r0, r3
 8005aba:	f000 fd0e 	bl	80064da <UART_EndTransmit_IT>
    return;
 8005abe:	e008      	b.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8005ac0:	46c0      	nop			@ (mov r8, r8)
 8005ac2:	e006      	b.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8005ac4:	46c0      	nop			@ (mov r8, r8)
 8005ac6:	e004      	b.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8005ac8:	46c0      	nop			@ (mov r8, r8)
 8005aca:	e002      	b.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8005acc:	46c0      	nop			@ (mov r8, r8)
 8005ace:	e000      	b.n	8005ad2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8005ad0:	46c0      	nop			@ (mov r8, r8)
  }

}
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	b02b      	add	sp, #172	@ 0xac
 8005ad6:	bd90      	pop	{r4, r7, pc}
 8005ad8:	fffffeff 	.word	0xfffffeff
 8005adc:	fffffedf 	.word	0xfffffedf

08005ae0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ae8:	46c0      	nop			@ (mov r8, r8)
 8005aea:	46bd      	mov	sp, r7
 8005aec:	b002      	add	sp, #8
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005af8:	46c0      	nop			@ (mov r8, r8)
 8005afa:	46bd      	mov	sp, r7
 8005afc:	b002      	add	sp, #8
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	000a      	movs	r2, r1
 8005b0a:	1cbb      	adds	r3, r7, #2
 8005b0c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b0e:	46c0      	nop			@ (mov r8, r8)
 8005b10:	46bd      	mov	sp, r7
 8005b12:	b002      	add	sp, #8
 8005b14:	bd80      	pop	{r7, pc}
	...

08005b18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b18:	b5b0      	push	{r4, r5, r7, lr}
 8005b1a:	b08e      	sub	sp, #56	@ 0x38
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b20:	231a      	movs	r3, #26
 8005b22:	2218      	movs	r2, #24
 8005b24:	189b      	adds	r3, r3, r2
 8005b26:	19db      	adds	r3, r3, r7
 8005b28:	2200      	movs	r2, #0
 8005b2a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	431a      	orrs	r2, r3
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	431a      	orrs	r2, r3
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	69db      	ldr	r3, [r3, #28]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4ac3      	ldr	r2, [pc, #780]	@ (8005e58 <UART_SetConfig+0x340>)
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	0019      	movs	r1, r3
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b56:	430a      	orrs	r2, r1
 8005b58:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	4abe      	ldr	r2, [pc, #760]	@ (8005e5c <UART_SetConfig+0x344>)
 8005b62:	4013      	ands	r3, r2
 8005b64:	0019      	movs	r1, r3
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4ab8      	ldr	r2, [pc, #736]	@ (8005e60 <UART_SetConfig+0x348>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d004      	beq.n	8005b8c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	4ab4      	ldr	r2, [pc, #720]	@ (8005e64 <UART_SetConfig+0x34c>)
 8005b94:	4013      	ands	r3, r2
 8005b96:	0019      	movs	r1, r3
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4ab0      	ldr	r2, [pc, #704]	@ (8005e68 <UART_SetConfig+0x350>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d131      	bne.n	8005c10 <UART_SetConfig+0xf8>
 8005bac:	4baf      	ldr	r3, [pc, #700]	@ (8005e6c <UART_SetConfig+0x354>)
 8005bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bb0:	2203      	movs	r2, #3
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	2b03      	cmp	r3, #3
 8005bb6:	d01d      	beq.n	8005bf4 <UART_SetConfig+0xdc>
 8005bb8:	d823      	bhi.n	8005c02 <UART_SetConfig+0xea>
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d00c      	beq.n	8005bd8 <UART_SetConfig+0xc0>
 8005bbe:	d820      	bhi.n	8005c02 <UART_SetConfig+0xea>
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d002      	beq.n	8005bca <UART_SetConfig+0xb2>
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d00e      	beq.n	8005be6 <UART_SetConfig+0xce>
 8005bc8:	e01b      	b.n	8005c02 <UART_SetConfig+0xea>
 8005bca:	231b      	movs	r3, #27
 8005bcc:	2218      	movs	r2, #24
 8005bce:	189b      	adds	r3, r3, r2
 8005bd0:	19db      	adds	r3, r3, r7
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	701a      	strb	r2, [r3, #0]
 8005bd6:	e0b4      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005bd8:	231b      	movs	r3, #27
 8005bda:	2218      	movs	r2, #24
 8005bdc:	189b      	adds	r3, r3, r2
 8005bde:	19db      	adds	r3, r3, r7
 8005be0:	2202      	movs	r2, #2
 8005be2:	701a      	strb	r2, [r3, #0]
 8005be4:	e0ad      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005be6:	231b      	movs	r3, #27
 8005be8:	2218      	movs	r2, #24
 8005bea:	189b      	adds	r3, r3, r2
 8005bec:	19db      	adds	r3, r3, r7
 8005bee:	2204      	movs	r2, #4
 8005bf0:	701a      	strb	r2, [r3, #0]
 8005bf2:	e0a6      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005bf4:	231b      	movs	r3, #27
 8005bf6:	2218      	movs	r2, #24
 8005bf8:	189b      	adds	r3, r3, r2
 8005bfa:	19db      	adds	r3, r3, r7
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	701a      	strb	r2, [r3, #0]
 8005c00:	e09f      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c02:	231b      	movs	r3, #27
 8005c04:	2218      	movs	r2, #24
 8005c06:	189b      	adds	r3, r3, r2
 8005c08:	19db      	adds	r3, r3, r7
 8005c0a:	2210      	movs	r2, #16
 8005c0c:	701a      	strb	r2, [r3, #0]
 8005c0e:	e098      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a96      	ldr	r2, [pc, #600]	@ (8005e70 <UART_SetConfig+0x358>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d131      	bne.n	8005c7e <UART_SetConfig+0x166>
 8005c1a:	4b94      	ldr	r3, [pc, #592]	@ (8005e6c <UART_SetConfig+0x354>)
 8005c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c1e:	220c      	movs	r2, #12
 8005c20:	4013      	ands	r3, r2
 8005c22:	2b0c      	cmp	r3, #12
 8005c24:	d01d      	beq.n	8005c62 <UART_SetConfig+0x14a>
 8005c26:	d823      	bhi.n	8005c70 <UART_SetConfig+0x158>
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d00c      	beq.n	8005c46 <UART_SetConfig+0x12e>
 8005c2c:	d820      	bhi.n	8005c70 <UART_SetConfig+0x158>
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <UART_SetConfig+0x120>
 8005c32:	2b04      	cmp	r3, #4
 8005c34:	d00e      	beq.n	8005c54 <UART_SetConfig+0x13c>
 8005c36:	e01b      	b.n	8005c70 <UART_SetConfig+0x158>
 8005c38:	231b      	movs	r3, #27
 8005c3a:	2218      	movs	r2, #24
 8005c3c:	189b      	adds	r3, r3, r2
 8005c3e:	19db      	adds	r3, r3, r7
 8005c40:	2200      	movs	r2, #0
 8005c42:	701a      	strb	r2, [r3, #0]
 8005c44:	e07d      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c46:	231b      	movs	r3, #27
 8005c48:	2218      	movs	r2, #24
 8005c4a:	189b      	adds	r3, r3, r2
 8005c4c:	19db      	adds	r3, r3, r7
 8005c4e:	2202      	movs	r2, #2
 8005c50:	701a      	strb	r2, [r3, #0]
 8005c52:	e076      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c54:	231b      	movs	r3, #27
 8005c56:	2218      	movs	r2, #24
 8005c58:	189b      	adds	r3, r3, r2
 8005c5a:	19db      	adds	r3, r3, r7
 8005c5c:	2204      	movs	r2, #4
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	e06f      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c62:	231b      	movs	r3, #27
 8005c64:	2218      	movs	r2, #24
 8005c66:	189b      	adds	r3, r3, r2
 8005c68:	19db      	adds	r3, r3, r7
 8005c6a:	2208      	movs	r2, #8
 8005c6c:	701a      	strb	r2, [r3, #0]
 8005c6e:	e068      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c70:	231b      	movs	r3, #27
 8005c72:	2218      	movs	r2, #24
 8005c74:	189b      	adds	r3, r3, r2
 8005c76:	19db      	adds	r3, r3, r7
 8005c78:	2210      	movs	r2, #16
 8005c7a:	701a      	strb	r2, [r3, #0]
 8005c7c:	e061      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a7c      	ldr	r2, [pc, #496]	@ (8005e74 <UART_SetConfig+0x35c>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d106      	bne.n	8005c96 <UART_SetConfig+0x17e>
 8005c88:	231b      	movs	r3, #27
 8005c8a:	2218      	movs	r2, #24
 8005c8c:	189b      	adds	r3, r3, r2
 8005c8e:	19db      	adds	r3, r3, r7
 8005c90:	2200      	movs	r2, #0
 8005c92:	701a      	strb	r2, [r3, #0]
 8005c94:	e055      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a77      	ldr	r2, [pc, #476]	@ (8005e78 <UART_SetConfig+0x360>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d106      	bne.n	8005cae <UART_SetConfig+0x196>
 8005ca0:	231b      	movs	r3, #27
 8005ca2:	2218      	movs	r2, #24
 8005ca4:	189b      	adds	r3, r3, r2
 8005ca6:	19db      	adds	r3, r3, r7
 8005ca8:	2200      	movs	r2, #0
 8005caa:	701a      	strb	r2, [r3, #0]
 8005cac:	e049      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a6b      	ldr	r2, [pc, #428]	@ (8005e60 <UART_SetConfig+0x348>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d13e      	bne.n	8005d36 <UART_SetConfig+0x21e>
 8005cb8:	4b6c      	ldr	r3, [pc, #432]	@ (8005e6c <UART_SetConfig+0x354>)
 8005cba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cbc:	23c0      	movs	r3, #192	@ 0xc0
 8005cbe:	011b      	lsls	r3, r3, #4
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	22c0      	movs	r2, #192	@ 0xc0
 8005cc4:	0112      	lsls	r2, r2, #4
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d027      	beq.n	8005d1a <UART_SetConfig+0x202>
 8005cca:	22c0      	movs	r2, #192	@ 0xc0
 8005ccc:	0112      	lsls	r2, r2, #4
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d82a      	bhi.n	8005d28 <UART_SetConfig+0x210>
 8005cd2:	2280      	movs	r2, #128	@ 0x80
 8005cd4:	0112      	lsls	r2, r2, #4
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d011      	beq.n	8005cfe <UART_SetConfig+0x1e6>
 8005cda:	2280      	movs	r2, #128	@ 0x80
 8005cdc:	0112      	lsls	r2, r2, #4
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d822      	bhi.n	8005d28 <UART_SetConfig+0x210>
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d004      	beq.n	8005cf0 <UART_SetConfig+0x1d8>
 8005ce6:	2280      	movs	r2, #128	@ 0x80
 8005ce8:	00d2      	lsls	r2, r2, #3
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d00e      	beq.n	8005d0c <UART_SetConfig+0x1f4>
 8005cee:	e01b      	b.n	8005d28 <UART_SetConfig+0x210>
 8005cf0:	231b      	movs	r3, #27
 8005cf2:	2218      	movs	r2, #24
 8005cf4:	189b      	adds	r3, r3, r2
 8005cf6:	19db      	adds	r3, r3, r7
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	701a      	strb	r2, [r3, #0]
 8005cfc:	e021      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005cfe:	231b      	movs	r3, #27
 8005d00:	2218      	movs	r2, #24
 8005d02:	189b      	adds	r3, r3, r2
 8005d04:	19db      	adds	r3, r3, r7
 8005d06:	2202      	movs	r2, #2
 8005d08:	701a      	strb	r2, [r3, #0]
 8005d0a:	e01a      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005d0c:	231b      	movs	r3, #27
 8005d0e:	2218      	movs	r2, #24
 8005d10:	189b      	adds	r3, r3, r2
 8005d12:	19db      	adds	r3, r3, r7
 8005d14:	2204      	movs	r2, #4
 8005d16:	701a      	strb	r2, [r3, #0]
 8005d18:	e013      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005d1a:	231b      	movs	r3, #27
 8005d1c:	2218      	movs	r2, #24
 8005d1e:	189b      	adds	r3, r3, r2
 8005d20:	19db      	adds	r3, r3, r7
 8005d22:	2208      	movs	r2, #8
 8005d24:	701a      	strb	r2, [r3, #0]
 8005d26:	e00c      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005d28:	231b      	movs	r3, #27
 8005d2a:	2218      	movs	r2, #24
 8005d2c:	189b      	adds	r3, r3, r2
 8005d2e:	19db      	adds	r3, r3, r7
 8005d30:	2210      	movs	r2, #16
 8005d32:	701a      	strb	r2, [r3, #0]
 8005d34:	e005      	b.n	8005d42 <UART_SetConfig+0x22a>
 8005d36:	231b      	movs	r3, #27
 8005d38:	2218      	movs	r2, #24
 8005d3a:	189b      	adds	r3, r3, r2
 8005d3c:	19db      	adds	r3, r3, r7
 8005d3e:	2210      	movs	r2, #16
 8005d40:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a46      	ldr	r2, [pc, #280]	@ (8005e60 <UART_SetConfig+0x348>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d000      	beq.n	8005d4e <UART_SetConfig+0x236>
 8005d4c:	e09a      	b.n	8005e84 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d4e:	231b      	movs	r3, #27
 8005d50:	2218      	movs	r2, #24
 8005d52:	189b      	adds	r3, r3, r2
 8005d54:	19db      	adds	r3, r3, r7
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d01d      	beq.n	8005d98 <UART_SetConfig+0x280>
 8005d5c:	dc20      	bgt.n	8005da0 <UART_SetConfig+0x288>
 8005d5e:	2b04      	cmp	r3, #4
 8005d60:	d015      	beq.n	8005d8e <UART_SetConfig+0x276>
 8005d62:	dc1d      	bgt.n	8005da0 <UART_SetConfig+0x288>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d002      	beq.n	8005d6e <UART_SetConfig+0x256>
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d005      	beq.n	8005d78 <UART_SetConfig+0x260>
 8005d6c:	e018      	b.n	8005da0 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d6e:	f7fe fcf5 	bl	800475c <HAL_RCC_GetPCLK1Freq>
 8005d72:	0003      	movs	r3, r0
 8005d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005d76:	e01c      	b.n	8005db2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d78:	4b3c      	ldr	r3, [pc, #240]	@ (8005e6c <UART_SetConfig+0x354>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2210      	movs	r2, #16
 8005d7e:	4013      	ands	r3, r2
 8005d80:	d002      	beq.n	8005d88 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005d82:	4b3e      	ldr	r3, [pc, #248]	@ (8005e7c <UART_SetConfig+0x364>)
 8005d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005d86:	e014      	b.n	8005db2 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8005d88:	4b3d      	ldr	r3, [pc, #244]	@ (8005e80 <UART_SetConfig+0x368>)
 8005d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005d8c:	e011      	b.n	8005db2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d8e:	f7fe fc55 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8005d92:	0003      	movs	r3, r0
 8005d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005d96:	e00c      	b.n	8005db2 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d98:	2380      	movs	r3, #128	@ 0x80
 8005d9a:	021b      	lsls	r3, r3, #8
 8005d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005d9e:	e008      	b.n	8005db2 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8005da0:	2300      	movs	r3, #0
 8005da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005da4:	231a      	movs	r3, #26
 8005da6:	2218      	movs	r2, #24
 8005da8:	189b      	adds	r3, r3, r2
 8005daa:	19db      	adds	r3, r3, r7
 8005dac:	2201      	movs	r2, #1
 8005dae:	701a      	strb	r2, [r3, #0]
        break;
 8005db0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d100      	bne.n	8005dba <UART_SetConfig+0x2a2>
 8005db8:	e133      	b.n	8006022 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	685a      	ldr	r2, [r3, #4]
 8005dbe:	0013      	movs	r3, r2
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	189b      	adds	r3, r3, r2
 8005dc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d305      	bcc.n	8005dd6 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005dd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d906      	bls.n	8005de4 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8005dd6:	231a      	movs	r3, #26
 8005dd8:	2218      	movs	r2, #24
 8005dda:	189b      	adds	r3, r3, r2
 8005ddc:	19db      	adds	r3, r3, r7
 8005dde:	2201      	movs	r2, #1
 8005de0:	701a      	strb	r2, [r3, #0]
 8005de2:	e11e      	b.n	8006022 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de6:	613b      	str	r3, [r7, #16]
 8005de8:	2300      	movs	r3, #0
 8005dea:	617b      	str	r3, [r7, #20]
 8005dec:	6939      	ldr	r1, [r7, #16]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	000b      	movs	r3, r1
 8005df2:	0e1b      	lsrs	r3, r3, #24
 8005df4:	0010      	movs	r0, r2
 8005df6:	0205      	lsls	r5, r0, #8
 8005df8:	431d      	orrs	r5, r3
 8005dfa:	000b      	movs	r3, r1
 8005dfc:	021c      	lsls	r4, r3, #8
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	085b      	lsrs	r3, r3, #1
 8005e04:	60bb      	str	r3, [r7, #8]
 8005e06:	2300      	movs	r3, #0
 8005e08:	60fb      	str	r3, [r7, #12]
 8005e0a:	68b8      	ldr	r0, [r7, #8]
 8005e0c:	68f9      	ldr	r1, [r7, #12]
 8005e0e:	1900      	adds	r0, r0, r4
 8005e10:	4169      	adcs	r1, r5
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	603b      	str	r3, [r7, #0]
 8005e18:	2300      	movs	r3, #0
 8005e1a:	607b      	str	r3, [r7, #4]
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f7fa f9fe 	bl	8000220 <__aeabi_uldivmod>
 8005e24:	0002      	movs	r2, r0
 8005e26:	000b      	movs	r3, r1
 8005e28:	0013      	movs	r3, r2
 8005e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e2e:	23c0      	movs	r3, #192	@ 0xc0
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d309      	bcc.n	8005e4a <UART_SetConfig+0x332>
 8005e36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e38:	2380      	movs	r3, #128	@ 0x80
 8005e3a:	035b      	lsls	r3, r3, #13
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d204      	bcs.n	8005e4a <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e46:	60da      	str	r2, [r3, #12]
 8005e48:	e0eb      	b.n	8006022 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8005e4a:	231a      	movs	r3, #26
 8005e4c:	2218      	movs	r2, #24
 8005e4e:	189b      	adds	r3, r3, r2
 8005e50:	19db      	adds	r3, r3, r7
 8005e52:	2201      	movs	r2, #1
 8005e54:	701a      	strb	r2, [r3, #0]
 8005e56:	e0e4      	b.n	8006022 <UART_SetConfig+0x50a>
 8005e58:	efff69f3 	.word	0xefff69f3
 8005e5c:	ffffcfff 	.word	0xffffcfff
 8005e60:	40004800 	.word	0x40004800
 8005e64:	fffff4ff 	.word	0xfffff4ff
 8005e68:	40013800 	.word	0x40013800
 8005e6c:	40021000 	.word	0x40021000
 8005e70:	40004400 	.word	0x40004400
 8005e74:	40004c00 	.word	0x40004c00
 8005e78:	40005000 	.word	0x40005000
 8005e7c:	003d0900 	.word	0x003d0900
 8005e80:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	69da      	ldr	r2, [r3, #28]
 8005e88:	2380      	movs	r3, #128	@ 0x80
 8005e8a:	021b      	lsls	r3, r3, #8
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d000      	beq.n	8005e92 <UART_SetConfig+0x37a>
 8005e90:	e070      	b.n	8005f74 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8005e92:	231b      	movs	r3, #27
 8005e94:	2218      	movs	r2, #24
 8005e96:	189b      	adds	r3, r3, r2
 8005e98:	19db      	adds	r3, r3, r7
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	d822      	bhi.n	8005ee6 <UART_SetConfig+0x3ce>
 8005ea0:	009a      	lsls	r2, r3, #2
 8005ea2:	4b67      	ldr	r3, [pc, #412]	@ (8006040 <UART_SetConfig+0x528>)
 8005ea4:	18d3      	adds	r3, r2, r3
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005eaa:	f7fe fc57 	bl	800475c <HAL_RCC_GetPCLK1Freq>
 8005eae:	0003      	movs	r3, r0
 8005eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005eb2:	e021      	b.n	8005ef8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005eb4:	f7fe fc68 	bl	8004788 <HAL_RCC_GetPCLK2Freq>
 8005eb8:	0003      	movs	r3, r0
 8005eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ebc:	e01c      	b.n	8005ef8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ebe:	4b61      	ldr	r3, [pc, #388]	@ (8006044 <UART_SetConfig+0x52c>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2210      	movs	r2, #16
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	d002      	beq.n	8005ece <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005ec8:	4b5f      	ldr	r3, [pc, #380]	@ (8006048 <UART_SetConfig+0x530>)
 8005eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ecc:	e014      	b.n	8005ef8 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8005ece:	4b5f      	ldr	r3, [pc, #380]	@ (800604c <UART_SetConfig+0x534>)
 8005ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ed2:	e011      	b.n	8005ef8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ed4:	f7fe fbb2 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8005ed8:	0003      	movs	r3, r0
 8005eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005edc:	e00c      	b.n	8005ef8 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ede:	2380      	movs	r3, #128	@ 0x80
 8005ee0:	021b      	lsls	r3, r3, #8
 8005ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005ee4:	e008      	b.n	8005ef8 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005eea:	231a      	movs	r3, #26
 8005eec:	2218      	movs	r2, #24
 8005eee:	189b      	adds	r3, r3, r2
 8005ef0:	19db      	adds	r3, r3, r7
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	701a      	strb	r2, [r3, #0]
        break;
 8005ef6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d100      	bne.n	8005f00 <UART_SetConfig+0x3e8>
 8005efe:	e090      	b.n	8006022 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f02:	005a      	lsls	r2, r3, #1
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	085b      	lsrs	r3, r3, #1
 8005f0a:	18d2      	adds	r2, r2, r3
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	0019      	movs	r1, r3
 8005f12:	0010      	movs	r0, r2
 8005f14:	f7fa f8f8 	bl	8000108 <__udivsi3>
 8005f18:	0003      	movs	r3, r0
 8005f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1e:	2b0f      	cmp	r3, #15
 8005f20:	d921      	bls.n	8005f66 <UART_SetConfig+0x44e>
 8005f22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f24:	2380      	movs	r3, #128	@ 0x80
 8005f26:	025b      	lsls	r3, r3, #9
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d21c      	bcs.n	8005f66 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2e:	b29a      	uxth	r2, r3
 8005f30:	200e      	movs	r0, #14
 8005f32:	2418      	movs	r4, #24
 8005f34:	1903      	adds	r3, r0, r4
 8005f36:	19db      	adds	r3, r3, r7
 8005f38:	210f      	movs	r1, #15
 8005f3a:	438a      	bics	r2, r1
 8005f3c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f40:	085b      	lsrs	r3, r3, #1
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	2207      	movs	r2, #7
 8005f46:	4013      	ands	r3, r2
 8005f48:	b299      	uxth	r1, r3
 8005f4a:	1903      	adds	r3, r0, r4
 8005f4c:	19db      	adds	r3, r3, r7
 8005f4e:	1902      	adds	r2, r0, r4
 8005f50:	19d2      	adds	r2, r2, r7
 8005f52:	8812      	ldrh	r2, [r2, #0]
 8005f54:	430a      	orrs	r2, r1
 8005f56:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	1902      	adds	r2, r0, r4
 8005f5e:	19d2      	adds	r2, r2, r7
 8005f60:	8812      	ldrh	r2, [r2, #0]
 8005f62:	60da      	str	r2, [r3, #12]
 8005f64:	e05d      	b.n	8006022 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8005f66:	231a      	movs	r3, #26
 8005f68:	2218      	movs	r2, #24
 8005f6a:	189b      	adds	r3, r3, r2
 8005f6c:	19db      	adds	r3, r3, r7
 8005f6e:	2201      	movs	r2, #1
 8005f70:	701a      	strb	r2, [r3, #0]
 8005f72:	e056      	b.n	8006022 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f74:	231b      	movs	r3, #27
 8005f76:	2218      	movs	r2, #24
 8005f78:	189b      	adds	r3, r3, r2
 8005f7a:	19db      	adds	r3, r3, r7
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	2b08      	cmp	r3, #8
 8005f80:	d822      	bhi.n	8005fc8 <UART_SetConfig+0x4b0>
 8005f82:	009a      	lsls	r2, r3, #2
 8005f84:	4b32      	ldr	r3, [pc, #200]	@ (8006050 <UART_SetConfig+0x538>)
 8005f86:	18d3      	adds	r3, r2, r3
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f8c:	f7fe fbe6 	bl	800475c <HAL_RCC_GetPCLK1Freq>
 8005f90:	0003      	movs	r3, r0
 8005f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005f94:	e021      	b.n	8005fda <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f96:	f7fe fbf7 	bl	8004788 <HAL_RCC_GetPCLK2Freq>
 8005f9a:	0003      	movs	r3, r0
 8005f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005f9e:	e01c      	b.n	8005fda <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fa0:	4b28      	ldr	r3, [pc, #160]	@ (8006044 <UART_SetConfig+0x52c>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2210      	movs	r2, #16
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	d002      	beq.n	8005fb0 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005faa:	4b27      	ldr	r3, [pc, #156]	@ (8006048 <UART_SetConfig+0x530>)
 8005fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005fae:	e014      	b.n	8005fda <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8005fb0:	4b26      	ldr	r3, [pc, #152]	@ (800604c <UART_SetConfig+0x534>)
 8005fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fb4:	e011      	b.n	8005fda <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fb6:	f7fe fb41 	bl	800463c <HAL_RCC_GetSysClockFreq>
 8005fba:	0003      	movs	r3, r0
 8005fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fbe:	e00c      	b.n	8005fda <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fc0:	2380      	movs	r3, #128	@ 0x80
 8005fc2:	021b      	lsls	r3, r3, #8
 8005fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005fc6:	e008      	b.n	8005fda <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005fcc:	231a      	movs	r3, #26
 8005fce:	2218      	movs	r2, #24
 8005fd0:	189b      	adds	r3, r3, r2
 8005fd2:	19db      	adds	r3, r3, r7
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	701a      	strb	r2, [r3, #0]
        break;
 8005fd8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d020      	beq.n	8006022 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	085a      	lsrs	r2, r3, #1
 8005fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe8:	18d2      	adds	r2, r2, r3
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	0019      	movs	r1, r3
 8005ff0:	0010      	movs	r0, r2
 8005ff2:	f7fa f889 	bl	8000108 <__udivsi3>
 8005ff6:	0003      	movs	r3, r0
 8005ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ffc:	2b0f      	cmp	r3, #15
 8005ffe:	d90a      	bls.n	8006016 <UART_SetConfig+0x4fe>
 8006000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006002:	2380      	movs	r3, #128	@ 0x80
 8006004:	025b      	lsls	r3, r3, #9
 8006006:	429a      	cmp	r2, r3
 8006008:	d205      	bcs.n	8006016 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800600a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600c:	b29a      	uxth	r2, r3
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	60da      	str	r2, [r3, #12]
 8006014:	e005      	b.n	8006022 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8006016:	231a      	movs	r3, #26
 8006018:	2218      	movs	r2, #24
 800601a:	189b      	adds	r3, r3, r2
 800601c:	19db      	adds	r3, r3, r7
 800601e:	2201      	movs	r2, #1
 8006020:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	2200      	movs	r2, #0
 8006026:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	2200      	movs	r2, #0
 800602c:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800602e:	231a      	movs	r3, #26
 8006030:	2218      	movs	r2, #24
 8006032:	189b      	adds	r3, r3, r2
 8006034:	19db      	adds	r3, r3, r7
 8006036:	781b      	ldrb	r3, [r3, #0]
}
 8006038:	0018      	movs	r0, r3
 800603a:	46bd      	mov	sp, r7
 800603c:	b00e      	add	sp, #56	@ 0x38
 800603e:	bdb0      	pop	{r4, r5, r7, pc}
 8006040:	080065d4 	.word	0x080065d4
 8006044:	40021000 	.word	0x40021000
 8006048:	003d0900 	.word	0x003d0900
 800604c:	00f42400 	.word	0x00f42400
 8006050:	080065f8 	.word	0x080065f8

08006054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006060:	2208      	movs	r2, #8
 8006062:	4013      	ands	r3, r2
 8006064:	d00b      	beq.n	800607e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	4a4a      	ldr	r2, [pc, #296]	@ (8006198 <UART_AdvFeatureConfig+0x144>)
 800606e:	4013      	ands	r3, r2
 8006070:	0019      	movs	r1, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006082:	2201      	movs	r2, #1
 8006084:	4013      	ands	r3, r2
 8006086:	d00b      	beq.n	80060a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	4a43      	ldr	r2, [pc, #268]	@ (800619c <UART_AdvFeatureConfig+0x148>)
 8006090:	4013      	ands	r3, r2
 8006092:	0019      	movs	r1, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	430a      	orrs	r2, r1
 800609e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a4:	2202      	movs	r2, #2
 80060a6:	4013      	ands	r3, r2
 80060a8:	d00b      	beq.n	80060c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	4a3b      	ldr	r2, [pc, #236]	@ (80061a0 <UART_AdvFeatureConfig+0x14c>)
 80060b2:	4013      	ands	r3, r2
 80060b4:	0019      	movs	r1, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	430a      	orrs	r2, r1
 80060c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c6:	2204      	movs	r2, #4
 80060c8:	4013      	ands	r3, r2
 80060ca:	d00b      	beq.n	80060e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	4a34      	ldr	r2, [pc, #208]	@ (80061a4 <UART_AdvFeatureConfig+0x150>)
 80060d4:	4013      	ands	r3, r2
 80060d6:	0019      	movs	r1, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	430a      	orrs	r2, r1
 80060e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	2210      	movs	r2, #16
 80060ea:	4013      	ands	r3, r2
 80060ec:	d00b      	beq.n	8006106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	4a2c      	ldr	r2, [pc, #176]	@ (80061a8 <UART_AdvFeatureConfig+0x154>)
 80060f6:	4013      	ands	r3, r2
 80060f8:	0019      	movs	r1, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	430a      	orrs	r2, r1
 8006104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610a:	2220      	movs	r2, #32
 800610c:	4013      	ands	r3, r2
 800610e:	d00b      	beq.n	8006128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	4a25      	ldr	r2, [pc, #148]	@ (80061ac <UART_AdvFeatureConfig+0x158>)
 8006118:	4013      	ands	r3, r2
 800611a:	0019      	movs	r1, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	430a      	orrs	r2, r1
 8006126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800612c:	2240      	movs	r2, #64	@ 0x40
 800612e:	4013      	ands	r3, r2
 8006130:	d01d      	beq.n	800616e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	4a1d      	ldr	r2, [pc, #116]	@ (80061b0 <UART_AdvFeatureConfig+0x15c>)
 800613a:	4013      	ands	r3, r2
 800613c:	0019      	movs	r1, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800614e:	2380      	movs	r3, #128	@ 0x80
 8006150:	035b      	lsls	r3, r3, #13
 8006152:	429a      	cmp	r2, r3
 8006154:	d10b      	bne.n	800616e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	4a15      	ldr	r2, [pc, #84]	@ (80061b4 <UART_AdvFeatureConfig+0x160>)
 800615e:	4013      	ands	r3, r2
 8006160:	0019      	movs	r1, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006172:	2280      	movs	r2, #128	@ 0x80
 8006174:	4013      	ands	r3, r2
 8006176:	d00b      	beq.n	8006190 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	4a0e      	ldr	r2, [pc, #56]	@ (80061b8 <UART_AdvFeatureConfig+0x164>)
 8006180:	4013      	ands	r3, r2
 8006182:	0019      	movs	r1, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	430a      	orrs	r2, r1
 800618e:	605a      	str	r2, [r3, #4]
  }
}
 8006190:	46c0      	nop			@ (mov r8, r8)
 8006192:	46bd      	mov	sp, r7
 8006194:	b002      	add	sp, #8
 8006196:	bd80      	pop	{r7, pc}
 8006198:	ffff7fff 	.word	0xffff7fff
 800619c:	fffdffff 	.word	0xfffdffff
 80061a0:	fffeffff 	.word	0xfffeffff
 80061a4:	fffbffff 	.word	0xfffbffff
 80061a8:	ffffefff 	.word	0xffffefff
 80061ac:	ffffdfff 	.word	0xffffdfff
 80061b0:	ffefffff 	.word	0xffefffff
 80061b4:	ff9fffff 	.word	0xff9fffff
 80061b8:	fff7ffff 	.word	0xfff7ffff

080061bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b092      	sub	sp, #72	@ 0x48
 80061c0:	af02      	add	r7, sp, #8
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2284      	movs	r2, #132	@ 0x84
 80061c8:	2100      	movs	r1, #0
 80061ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061cc:	f7fd f9e8 	bl	80035a0 <HAL_GetTick>
 80061d0:	0003      	movs	r3, r0
 80061d2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2208      	movs	r2, #8
 80061dc:	4013      	ands	r3, r2
 80061de:	2b08      	cmp	r3, #8
 80061e0:	d12c      	bne.n	800623c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061e4:	2280      	movs	r2, #128	@ 0x80
 80061e6:	0391      	lsls	r1, r2, #14
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	4a46      	ldr	r2, [pc, #280]	@ (8006304 <UART_CheckIdleState+0x148>)
 80061ec:	9200      	str	r2, [sp, #0]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f000 f88c 	bl	800630c <UART_WaitOnFlagUntilTimeout>
 80061f4:	1e03      	subs	r3, r0, #0
 80061f6:	d021      	beq.n	800623c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f8:	f3ef 8310 	mrs	r3, PRIMASK
 80061fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80061fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006200:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006202:	2301      	movs	r3, #1
 8006204:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006208:	f383 8810 	msr	PRIMASK, r3
}
 800620c:	46c0      	nop			@ (mov r8, r8)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2180      	movs	r1, #128	@ 0x80
 800621a:	438a      	bics	r2, r1
 800621c:	601a      	str	r2, [r3, #0]
 800621e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006224:	f383 8810 	msr	PRIMASK, r3
}
 8006228:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2220      	movs	r2, #32
 800622e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2278      	movs	r2, #120	@ 0x78
 8006234:	2100      	movs	r1, #0
 8006236:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e05f      	b.n	80062fc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2204      	movs	r2, #4
 8006244:	4013      	ands	r3, r2
 8006246:	2b04      	cmp	r3, #4
 8006248:	d146      	bne.n	80062d8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800624a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800624c:	2280      	movs	r2, #128	@ 0x80
 800624e:	03d1      	lsls	r1, r2, #15
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	4a2c      	ldr	r2, [pc, #176]	@ (8006304 <UART_CheckIdleState+0x148>)
 8006254:	9200      	str	r2, [sp, #0]
 8006256:	2200      	movs	r2, #0
 8006258:	f000 f858 	bl	800630c <UART_WaitOnFlagUntilTimeout>
 800625c:	1e03      	subs	r3, r0, #0
 800625e:	d03b      	beq.n	80062d8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006260:	f3ef 8310 	mrs	r3, PRIMASK
 8006264:	60fb      	str	r3, [r7, #12]
  return(result);
 8006266:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006268:	637b      	str	r3, [r7, #52]	@ 0x34
 800626a:	2301      	movs	r3, #1
 800626c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	f383 8810 	msr	PRIMASK, r3
}
 8006274:	46c0      	nop			@ (mov r8, r8)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4921      	ldr	r1, [pc, #132]	@ (8006308 <UART_CheckIdleState+0x14c>)
 8006282:	400a      	ands	r2, r1
 8006284:	601a      	str	r2, [r3, #0]
 8006286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006288:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f383 8810 	msr	PRIMASK, r3
}
 8006290:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006292:	f3ef 8310 	mrs	r3, PRIMASK
 8006296:	61bb      	str	r3, [r7, #24]
  return(result);
 8006298:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629a:	633b      	str	r3, [r7, #48]	@ 0x30
 800629c:	2301      	movs	r3, #1
 800629e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	f383 8810 	msr	PRIMASK, r3
}
 80062a6:	46c0      	nop			@ (mov r8, r8)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2101      	movs	r1, #1
 80062b4:	438a      	bics	r2, r1
 80062b6:	609a      	str	r2, [r3, #8]
 80062b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	f383 8810 	msr	PRIMASK, r3
}
 80062c2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2280      	movs	r2, #128	@ 0x80
 80062c8:	2120      	movs	r1, #32
 80062ca:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2278      	movs	r2, #120	@ 0x78
 80062d0:	2100      	movs	r1, #0
 80062d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e011      	b.n	80062fc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2220      	movs	r2, #32
 80062dc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2280      	movs	r2, #128	@ 0x80
 80062e2:	2120      	movs	r1, #32
 80062e4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2278      	movs	r2, #120	@ 0x78
 80062f6:	2100      	movs	r1, #0
 80062f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	0018      	movs	r0, r3
 80062fe:	46bd      	mov	sp, r7
 8006300:	b010      	add	sp, #64	@ 0x40
 8006302:	bd80      	pop	{r7, pc}
 8006304:	01ffffff 	.word	0x01ffffff
 8006308:	fffffedf 	.word	0xfffffedf

0800630c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	603b      	str	r3, [r7, #0]
 8006318:	1dfb      	adds	r3, r7, #7
 800631a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800631c:	e051      	b.n	80063c2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	3301      	adds	r3, #1
 8006322:	d04e      	beq.n	80063c2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006324:	f7fd f93c 	bl	80035a0 <HAL_GetTick>
 8006328:	0002      	movs	r2, r0
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	429a      	cmp	r2, r3
 8006332:	d302      	bcc.n	800633a <UART_WaitOnFlagUntilTimeout+0x2e>
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d101      	bne.n	800633e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e051      	b.n	80063e2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2204      	movs	r2, #4
 8006346:	4013      	ands	r3, r2
 8006348:	d03b      	beq.n	80063c2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	2b80      	cmp	r3, #128	@ 0x80
 800634e:	d038      	beq.n	80063c2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2b40      	cmp	r3, #64	@ 0x40
 8006354:	d035      	beq.n	80063c2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	2208      	movs	r2, #8
 800635e:	4013      	ands	r3, r2
 8006360:	2b08      	cmp	r3, #8
 8006362:	d111      	bne.n	8006388 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2208      	movs	r2, #8
 800636a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	0018      	movs	r0, r3
 8006370:	f000 f83c 	bl	80063ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2284      	movs	r2, #132	@ 0x84
 8006378:	2108      	movs	r1, #8
 800637a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2278      	movs	r2, #120	@ 0x78
 8006380:	2100      	movs	r1, #0
 8006382:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e02c      	b.n	80063e2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	69da      	ldr	r2, [r3, #28]
 800638e:	2380      	movs	r3, #128	@ 0x80
 8006390:	011b      	lsls	r3, r3, #4
 8006392:	401a      	ands	r2, r3
 8006394:	2380      	movs	r3, #128	@ 0x80
 8006396:	011b      	lsls	r3, r3, #4
 8006398:	429a      	cmp	r2, r3
 800639a:	d112      	bne.n	80063c2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2280      	movs	r2, #128	@ 0x80
 80063a2:	0112      	lsls	r2, r2, #4
 80063a4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	0018      	movs	r0, r3
 80063aa:	f000 f81f 	bl	80063ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2284      	movs	r2, #132	@ 0x84
 80063b2:	2120      	movs	r1, #32
 80063b4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2278      	movs	r2, #120	@ 0x78
 80063ba:	2100      	movs	r1, #0
 80063bc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e00f      	b.n	80063e2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	69db      	ldr	r3, [r3, #28]
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	4013      	ands	r3, r2
 80063cc:	68ba      	ldr	r2, [r7, #8]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	425a      	negs	r2, r3
 80063d2:	4153      	adcs	r3, r2
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	001a      	movs	r2, r3
 80063d8:	1dfb      	adds	r3, r7, #7
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d09e      	beq.n	800631e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	0018      	movs	r0, r3
 80063e4:	46bd      	mov	sp, r7
 80063e6:	b004      	add	sp, #16
 80063e8:	bd80      	pop	{r7, pc}
	...

080063ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b08e      	sub	sp, #56	@ 0x38
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063f4:	f3ef 8310 	mrs	r3, PRIMASK
 80063f8:	617b      	str	r3, [r7, #20]
  return(result);
 80063fa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80063fe:	2301      	movs	r3, #1
 8006400:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	f383 8810 	msr	PRIMASK, r3
}
 8006408:	46c0      	nop			@ (mov r8, r8)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4926      	ldr	r1, [pc, #152]	@ (80064b0 <UART_EndRxTransfer+0xc4>)
 8006416:	400a      	ands	r2, r1
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800641c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	f383 8810 	msr	PRIMASK, r3
}
 8006424:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006426:	f3ef 8310 	mrs	r3, PRIMASK
 800642a:	623b      	str	r3, [r7, #32]
  return(result);
 800642c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006430:	2301      	movs	r3, #1
 8006432:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006436:	f383 8810 	msr	PRIMASK, r3
}
 800643a:	46c0      	nop			@ (mov r8, r8)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689a      	ldr	r2, [r3, #8]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2101      	movs	r1, #1
 8006448:	438a      	bics	r2, r1
 800644a:	609a      	str	r2, [r3, #8]
 800644c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800644e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	f383 8810 	msr	PRIMASK, r3
}
 8006456:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800645c:	2b01      	cmp	r3, #1
 800645e:	d118      	bne.n	8006492 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006460:	f3ef 8310 	mrs	r3, PRIMASK
 8006464:	60bb      	str	r3, [r7, #8]
  return(result);
 8006466:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006468:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800646a:	2301      	movs	r3, #1
 800646c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f383 8810 	msr	PRIMASK, r3
}
 8006474:	46c0      	nop			@ (mov r8, r8)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2110      	movs	r1, #16
 8006482:	438a      	bics	r2, r1
 8006484:	601a      	str	r2, [r3, #0]
 8006486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006488:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f383 8810 	msr	PRIMASK, r3
}
 8006490:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2280      	movs	r2, #128	@ 0x80
 8006496:	2120      	movs	r1, #32
 8006498:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80064a6:	46c0      	nop			@ (mov r8, r8)
 80064a8:	46bd      	mov	sp, r7
 80064aa:	b00e      	add	sp, #56	@ 0x38
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	46c0      	nop			@ (mov r8, r8)
 80064b0:	fffffedf 	.word	0xfffffedf

080064b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	225a      	movs	r2, #90	@ 0x5a
 80064c6:	2100      	movs	r1, #0
 80064c8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	0018      	movs	r0, r3
 80064ce:	f7ff fb0f 	bl	8005af0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064d2:	46c0      	nop			@ (mov r8, r8)
 80064d4:	46bd      	mov	sp, r7
 80064d6:	b004      	add	sp, #16
 80064d8:	bd80      	pop	{r7, pc}

080064da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b086      	sub	sp, #24
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064e2:	f3ef 8310 	mrs	r3, PRIMASK
 80064e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80064e8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	2301      	movs	r3, #1
 80064ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f383 8810 	msr	PRIMASK, r3
}
 80064f6:	46c0      	nop			@ (mov r8, r8)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2140      	movs	r1, #64	@ 0x40
 8006504:	438a      	bics	r2, r1
 8006506:	601a      	str	r2, [r3, #0]
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f383 8810 	msr	PRIMASK, r3
}
 8006512:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2220      	movs	r2, #32
 8006518:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	0018      	movs	r0, r3
 8006524:	f7ff fadc 	bl	8005ae0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006528:	46c0      	nop			@ (mov r8, r8)
 800652a:	46bd      	mov	sp, r7
 800652c:	b006      	add	sp, #24
 800652e:	bd80      	pop	{r7, pc}

08006530 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b082      	sub	sp, #8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006538:	46c0      	nop			@ (mov r8, r8)
 800653a:	46bd      	mov	sp, r7
 800653c:	b002      	add	sp, #8
 800653e:	bd80      	pop	{r7, pc}

08006540 <memset>:
 8006540:	0003      	movs	r3, r0
 8006542:	1882      	adds	r2, r0, r2
 8006544:	4293      	cmp	r3, r2
 8006546:	d100      	bne.n	800654a <memset+0xa>
 8006548:	4770      	bx	lr
 800654a:	7019      	strb	r1, [r3, #0]
 800654c:	3301      	adds	r3, #1
 800654e:	e7f9      	b.n	8006544 <memset+0x4>

08006550 <__libc_init_array>:
 8006550:	b570      	push	{r4, r5, r6, lr}
 8006552:	2600      	movs	r6, #0
 8006554:	4c0c      	ldr	r4, [pc, #48]	@ (8006588 <__libc_init_array+0x38>)
 8006556:	4d0d      	ldr	r5, [pc, #52]	@ (800658c <__libc_init_array+0x3c>)
 8006558:	1b64      	subs	r4, r4, r5
 800655a:	10a4      	asrs	r4, r4, #2
 800655c:	42a6      	cmp	r6, r4
 800655e:	d109      	bne.n	8006574 <__libc_init_array+0x24>
 8006560:	2600      	movs	r6, #0
 8006562:	f000 f819 	bl	8006598 <_init>
 8006566:	4c0a      	ldr	r4, [pc, #40]	@ (8006590 <__libc_init_array+0x40>)
 8006568:	4d0a      	ldr	r5, [pc, #40]	@ (8006594 <__libc_init_array+0x44>)
 800656a:	1b64      	subs	r4, r4, r5
 800656c:	10a4      	asrs	r4, r4, #2
 800656e:	42a6      	cmp	r6, r4
 8006570:	d105      	bne.n	800657e <__libc_init_array+0x2e>
 8006572:	bd70      	pop	{r4, r5, r6, pc}
 8006574:	00b3      	lsls	r3, r6, #2
 8006576:	58eb      	ldr	r3, [r5, r3]
 8006578:	4798      	blx	r3
 800657a:	3601      	adds	r6, #1
 800657c:	e7ee      	b.n	800655c <__libc_init_array+0xc>
 800657e:	00b3      	lsls	r3, r6, #2
 8006580:	58eb      	ldr	r3, [r5, r3]
 8006582:	4798      	blx	r3
 8006584:	3601      	adds	r6, #1
 8006586:	e7f2      	b.n	800656e <__libc_init_array+0x1e>
 8006588:	08006624 	.word	0x08006624
 800658c:	08006624 	.word	0x08006624
 8006590:	08006628 	.word	0x08006628
 8006594:	08006624 	.word	0x08006624

08006598 <_init>:
 8006598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659a:	46c0      	nop			@ (mov r8, r8)
 800659c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800659e:	bc08      	pop	{r3}
 80065a0:	469e      	mov	lr, r3
 80065a2:	4770      	bx	lr

080065a4 <_fini>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	46c0      	nop			@ (mov r8, r8)
 80065a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065aa:	bc08      	pop	{r3}
 80065ac:	469e      	mov	lr, r3
 80065ae:	4770      	bx	lr
