INFO-FLOW: Workspace /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1 opened at Tue Nov 23 22:59:31 UTC 2021
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.38 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.26 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.09 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.46 sec.
INFO-FLOW: Done: GCC PP time: 7.8 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.86 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.17 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.28 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.67 sec.
Command         tidy_31 done; 4.99 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.5 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.57 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.72 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 906.500 ; gain = 459.035 ; free physical = 4806 ; free virtual = 10738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 906.500 ; gain = 459.035 ; free physical = 4806 ; free virtual = 10738
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.52 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:64).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:72).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:80).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:88).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'myproject' (firmware/myproject.cpp:90).
Command           transform done; 2.87 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 975.633 ; gain = 528.168 ; free physical = 4690 ; free virtual = 10636
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
Command           transform done; 1.33 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1036.492 ; gain = 589.027 ; free physical = 4647 ; free virtual = 10597
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:224:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:248) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:260) in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'fc1_input.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation.h:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:257) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' into 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:259) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:88) by setting 'weights.V' to 'w11.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:88) by setting 'biases[0].V' to 'b11.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:88) by setting 'biases[1].V' to 'b11.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:88) by setting 'biases[2].V' to 'b11.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:88) by setting 'biases[3].V' to 'b11.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:45:9) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:88) by setting 'biases[4].V' to 'b11.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'weights.V' to 'w8.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[0].V' to 'b8.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[1].V' to 'b8.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[2].V' to 'b8.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[3].V' to 'b8.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[4].V' to 'b8.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[5].V' to 'b8.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[6].V' to 'b8.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[7].V' to 'b8.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[8].V' to 'b8.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[9].V' to 'b8.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[10].V' to 'b8.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[11].V' to 'b8.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[12].V' to 'b8.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[13].V' to 'b8.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[14].V' to 'b8.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[15].V' to 'b8.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[16].V' to 'b8.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[17].V' to 'b8.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[18].V' to 'b8.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[19].V' to 'b8.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[20].V' to 'b8.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[21].V' to 'b8.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[22].V' to 'b8.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[23].V' to 'b8.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[24].V' to 'b8.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[25].V' to 'b8.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[26].V' to 'b8.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[27].V' to 'b8.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[28].V' to 'b8.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[29].V' to 'b8.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[30].V' to 'b8.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:80) by setting 'biases[31].V' to 'b8.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[16].V' to 'b5.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[17].V' to 'b5.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[18].V' to 'b5.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[19].V' to 'b5.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[20].V' to 'b5.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[21].V' to 'b5.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[22].V' to 'b5.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[23].V' to 'b5.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[24].V' to 'b5.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[25].V' to 'b5.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[26].V' to 'b5.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[27].V' to 'b5.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[28].V' to 'b5.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[29].V' to 'b5.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[30].V' to 'b5.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:72) by setting 'biases[31].V' to 'b5.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[20].V' to 'b2.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[21].V' to 'b2.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[22].V' to 'b2.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[23].V' to 'b2.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[24].V' to 'b2.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[25].V' to 'b2.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[26].V' to 'b2.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[27].V' to 'b2.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[28].V' to 'b2.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[29].V' to 'b2.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[30].V' to 'b2.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[31].V' to 'b2.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[32].V' to 'b2.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[33].V' to 'b2.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[34].V' to 'b2.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[35].V' to 'b2.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[36].V' to 'b2.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[37].V' to 'b2.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[38].V' to 'b2.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[39].V' to 'b2.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[40].V' to 'b2.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[41].V' to 'b2.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[42].V' to 'b2.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[43].V' to 'b2.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[44].V' to 'b2.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[45].V' to 'b2.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[46].V' to 'b2.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[47].V' to 'b2.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[48].V' to 'b2.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[49].V' to 'b2.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[50].V' to 'b2.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[51].V' to 'b2.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[52].V' to 'b2.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[53].V' to 'b2.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[54].V' to 'b2.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[55].V' to 'b2.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[56].V' to 'b2.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[57].V' to 'b2.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[58].V' to 'b2.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[59].V' to 'b2.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[60].V' to 'b2.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[61].V' to 'b2.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[62].V' to 'b2.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[63].V' to 'b2.V.63'.
Command           transform done; 378.92 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' (firmware/nnet_utils/nnet_activation.h:62:1)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...947 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...1941 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...1002 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...156 expression(s) balanced.
Command           transform done; 68.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:57 ; elapsed = 00:08:05 . Memory (MB): peak = 5242.531 ; gain = 4795.066 ; free physical = 2306 ; free virtual = 8265
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config13>' to 'softmax_latency<ap_fixed,ap_fixed,softmax_config13>' (firmware/nnet_utils/nnet_activation.h:62:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' to 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.' (firmware/nnet_utils/nnet_mult.h:45:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1' (firmware/nnet_utils/nnet_mult.h:45:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2' (firmware/nnet_utils/nnet_mult.h:45:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)
Command           transform done; 124.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:02 ; elapsed = 00:10:10 . Memory (MB): peak = 5242.531 ; gain = 4795.066 ; free physical = 2302 ; free virtual = 8264
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 579.01 sec.
Command       elaborate done; 608.31 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4>' to 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7>' to 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10>' to 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<ap_fixed,ap_fixed,softmax_config13>' to 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         preproc_iomode -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : softmax_latency<ap_fixed,ap_fixed,softmax_config13> ...
Execute         set_default_model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         apply_spec_resource_limit softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> ...
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: softmax_latency<ap_fixed,ap_fixed,softmax_config13> ...
Execute         set_default_model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         cdfg_preprocess -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         rtl_gen_preprocess softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.7 sec.
INFO: [HLS 200-111]  Elapsed time: 614.85 seconds; current allocated memory: 502.045 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.verbose.sched.rpt 
Command         syn_report done; 5.9 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.sched.adb -f 
Command         db_write done; 5.43 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2.
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 9.23 sec.
INFO: [HLS 200-111]  Elapsed time: 20.56 seconds; current allocated memory: 566.131 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.verbose.bind.rpt 
Command         syn_report done; 8.61 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.bind.adb -f 
Command         db_write done; 5.43 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 14.2 seconds; current allocated memory: 569.531 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.sched.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 571.041 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.74 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.bind.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 8.97 sec.
INFO: [HLS 200-111]  Elapsed time: 10.24 seconds; current allocated memory: 598.135 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.verbose.sched.rpt 
Command         syn_report done; 13.63 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.sched.adb -f 
Command         db_write done; 11.82 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1.
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 38.11 sec.
INFO: [HLS 200-111]  Elapsed time: 63.56 seconds; current allocated memory: 667.719 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.verbose.bind.rpt 
Command         syn_report done; 17.91 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.bind.adb -f 
Command         db_write done; 11.92 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.94 seconds; current allocated memory: 672.494 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 673.244 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.2 sec.
INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 686.221 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 6.29 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.sched.adb -f 
Command         db_write done; 5.62 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 9.35 sec.
INFO: [HLS 200-111]  Elapsed time: 21.26 seconds; current allocated memory: 752.304 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 8.75 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.bind.adb -f 
Command         db_write done; 5.86 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         schedule -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.71 seconds; current allocated memory: 754.959 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10>.
Execute         set_default_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         bind -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 755.725 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 758.139 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 1.08 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.96 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 762.521 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.47 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 1 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         schedule -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_latency<ap_fixed,ap_fixed,softmax_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 763.203 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_latency<ap_fixed,ap_fixed,softmax_config13>.
Execute         set_default_model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         bind -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
BIND OPTION: model=softmax_latency<ap_fixed,ap_fixed,softmax_config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 763.443 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_latency<ap_fixed,ap_fixed,softmax_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 764.106 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 22.52 sec.
INFO: [HLS 200-111]  Elapsed time: 23.32 seconds; current allocated memory: 778.838 MB.
Execute         syn_report -verbosereport -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 12.64 sec.
Execute         db_write -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 
Execute         rtl_gen_preprocess softmax_latency<ap_fixed,ap_fixed,softmax_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' is 12272 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2'.
Command         create_rtl_model done; 1.02 sec.
INFO: [HLS 200-111]  Elapsed time: 14.09 seconds; current allocated memory: 820.349 MB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
Execute         syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_csynth.rpt 
Command         syn_report done; 2.23 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_csynth.xml 
Command         syn_report done; 1.09 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.verbose.rpt 
Command         syn_report done; 10.22 sec.
Execute         db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.adb 
Command         db_write done; 8.52 sec.
Execute         gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 23.32 seconds; current allocated memory: 897.291 MB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.76 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.adb 
Command         db_write done; 1.68 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' is 34000 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1'.
Command         create_rtl_model done; 1.82 sec.
INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 955.592 MB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Execute         syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_csynth.rpt 
Command         syn_report done; 4.48 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_csynth.xml 
Command         syn_report done; 2.17 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.verbose.rpt 
Command         syn_report done; 21.7 sec.
Execute         db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.adb 
Command         db_write done; 23.11 sec.
Execute         gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 53.84 seconds; current allocated memory: 1.068 GB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.verbose.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.adb 
Command         db_write done; 3.64 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' is 17184 from HDL expression: (1'b0 == ap_block_pp0_stage0)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
Command         create_rtl_model done; 0.82 sec.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 1.097 GB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
Execute         syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_csynth.rpt 
Command         syn_report done; 2.05 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_csynth.xml 
Command         syn_report done; 1.07 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.verbose.rpt 
Command         syn_report done; 10.22 sec.
Execute         db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.adb 
Command         db_write done; 12.08 sec.
Execute         gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 26.6 seconds; current allocated memory: 1.163 GB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s 
Execute         gen_rtl relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.adb 
Command         db_write done; 4.52 sec.
Execute         gen_tb_info relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 5.19 seconds; current allocated memory: 1.170 GB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0 -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.33 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 1.71 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.adb 
Command         db_write done; 5.63 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_latency<ap_fixed,ap_fixed,softmax_config13> -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_table1' to 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invert_table2' to 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_14s_18s_26_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 8.1 seconds; current allocated memory: 1.181 GB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_latency<ap_fixed,ap_fixed,softmax_config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl softmax_latency<ap_fixed,ap_fixed,softmax_config13> -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s 
Execute         gen_rtl softmax_latency<ap_fixed,ap_fixed,softmax_config13> -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s 
Execute         syn_report -csynth -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model softmax_latency<ap_fixed,ap_fixed,softmax_config13> -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.adb 
Command         db_write done; 4.6 sec.
Execute         gen_tb_info softmax_latency<ap_fixed,ap_fixed,softmax_config13> -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/fc1_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111]  Elapsed time: 5.51 seconds; current allocated memory: 1.200 GB.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 12.69 sec.
Execute         db_write -model myproject -f -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 4.82 sec.
Execute         gen_tb_info myproject -p /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 9.36 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..2 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config4> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0..1 relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config7> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. relu<ap_fixed,ap_fixed<16,6,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0.0.0.0.0 softmax_latency<ap_fixed,ap_fixed,softmax_config13> myproject
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_latency_ap_fixed_ap_fixed_softmax_config13_s] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_14s_18s_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_14s_18s_26_1_1
INFO-FLOW: Found component softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb.
INFO-FLOW: Append model softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb
INFO-FLOW: Found component softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud.
INFO-FLOW: Append model softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0
INFO-FLOW: Append model softmax_latency_ap_fixed_ap_fixed_softmax_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_14s_18s_26_1_1 softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0 softmax_latency_ap_fixed_ap_fixed_softmax_config13_s myproject
INFO-FLOW: To file: write model myproject_mul_mul_14s_18s_26_1_1
INFO-FLOW: To file: write model softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb
INFO-FLOW: To file: write model softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0
INFO-FLOW: To file: write model softmax_latency_ap_fixed_ap_fixed_softmax_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 228.78 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_exp_bkb_rom' using block ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s_invecud_rom' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.21 sec.
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.compgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=18
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config10_s.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0_0_0_0_0.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_latency_ap_fixed_ap_fixed_softmax_config13_s.tbgen.tcl 
Execute         source /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:58 ; elapsed = 00:16:41 . Memory (MB): peak = 5242.531 ; gain = 4795.066 ; free physical = 1851 ; free virtual = 8096
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 391.49 sec.
Command     csynth_design done; 999.81 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.53 sec.
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Tue Dec 21 23:34:16 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.11 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.03 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.22 sec.
Command           ap_source done; 0.22 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.55 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.81 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.55 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.35 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:13:45 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 13.2 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 13.79 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 14.44 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.65 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.19 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:17:58 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.79 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.46 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.24 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.61 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.13 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:21:16 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.93 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.53 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.61 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.92 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:28:27 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.36 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.94 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.55 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.69 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.15 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:29:37 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.35 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.01 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.44 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.49 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.97 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:36:52 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.14 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.26 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.4 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.33 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.91 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.49 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.05 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.95 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:37:37 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.32 sec.
Command       ap_source done; 0.33 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.7 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.35 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 5.02 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.61 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.63 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.03 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 00:51:30 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.19 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.85 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.49 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.53 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.44 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 01:24:28 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.25 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.14 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.22 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 12.07 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.78 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.9 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 01:28:55 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.99 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.6 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.28 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.6 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.23 sec.
Command   ap_source done; error code: 1; 16.23 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 01:29:32 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 4.02 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.71 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 5.34 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.82 sec.
Command   ap_source done; error code: 1; 9.85 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 01:30:26 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.29 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 13.42 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.35 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 13.99 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 14.81 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.49 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:46:04 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.15 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.09 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.15 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.71 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.32 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.47 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 8.3 sec.
Command   ap_source done; error code: 1; 20.26 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:47:07 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.62 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.15 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.19 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.65 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.3 sec.
Command   ap_source done; error code: 1; 10.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:48:28 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.14 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.06 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.76 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.35 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.34 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.53 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.79 sec.
Command   ap_source done; error code: 1; 16.82 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:48:51 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.73 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.3 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.61 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.38 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:49:20 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.28 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.85 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.23 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.53 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.38 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:56:27 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.12 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.28 sec.
Command       ap_source done; 0.29 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.5 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.5 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 12.24 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 13.06 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.5 sec.
Command   ap_source done; error code: 1; 18.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:58:07 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.94 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.47 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.19 sec.
Command   ap_source done; error code: 1; 12.43 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 02:58:55 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.5 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.12 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.59 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.52 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.32 sec.
Command   ap_source done; error code: 1; 8.59 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 03:00:17 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.92 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.63 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.12 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.2 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.22 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 03:01:16 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.38 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.08 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.51 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.52 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.97 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 03:02:11 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.25 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.3 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.76 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.15 sec.
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.29 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.91 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.64 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 03:03:16 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.82 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.53 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.98 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.49 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.73 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.72 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.65 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 03:04:18 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.71 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.19 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.91 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 03:05:20 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.58 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command             ap_source done; 0.21 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.26 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.66 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 12.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 13.09 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.7 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 22 23:20:15 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.22 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.38 sec.
Command       ap_source done; 0.4 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 13.39 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.12 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 14.1 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 14.95 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.13 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.2 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:40:27 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.15 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.26 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.66 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.18 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.93 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.47 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.28 sec.
Command   ap_source done; error code: 1; 16.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:41:46 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.99 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.63 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.19 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.63 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.8 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:45:04 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.76 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.34 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.3 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.83 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.52 sec.
Command   ap_source done; error code: 1; 10.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:45:44 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.26 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 0.12 sec.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.99 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.44 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.98 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:47:07 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.71 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.29 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.78 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.61 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.62 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:48:08 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.97 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.53 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.02 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.58 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.53 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:49:13 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.06 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.15 sec.
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.33 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.58 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.07 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.66 sec.
Command   ap_source done; error code: 1; 11.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:49:44 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.29 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.8 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.19 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.29 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.45 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.06 sec.
Command   ap_source done; error code: 1; 7.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:50:14 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.63 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.3 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.81 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.47 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.66 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.49 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:55:57 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.86 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.41 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.94 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.79 sec.
Command   ap_source done; error code: 1; 11.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 02:58:07 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.81 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.52 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.06 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.49 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.46 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:05:42 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.77 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.42 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.85 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.28 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.44 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.14 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:11:57 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.85 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.46 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.01 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.76 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.29 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:12:21 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.19 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.77 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.6 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.86 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:16:35 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.94 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.51 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.09 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.74 sec.
Command   ap_source done; error code: 1; 11.53 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:17:16 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.19 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.75 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.2 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.14 sec.
Command   ap_source done; error code: 1; 8.18 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:17:47 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.91 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.59 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.13 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.4 sec.
Command   ap_source done; error code: 1; 11.32 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:19:43 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.26 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.83 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.36 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.54 sec.
Command   ap_source done; error code: 1; 11.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:21:59 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.17 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.78 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.78 sec.
Command   ap_source done; error code: 1; 11.72 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:23:56 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.88 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.46 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source done; 0.21 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.21 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.23 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.3 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.61 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.85 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.68 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.68 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:32:26 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.84 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.48 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.98 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.5 sec.
Command   ap_source done; error code: 1; 11.15 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:33:08 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.01 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.72 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.19 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.11 sec.
Command   ap_source done; error code: 1; 9.35 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:33:33 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.65 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.34 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.2 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.64 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.48 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.57 sec.
Command   ap_source done; error code: 1; 10.81 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:39:46 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.16 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.74 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.27 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.31 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.62 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.88 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.65 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.61 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:41:34 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.49 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.17 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.75 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.45 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.7 sec.
Command   ap_source done; error code: 1; 11.21 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:43:35 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.26 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.16 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.35 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.81 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.32 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.99 sec.
Command   ap_source done; error code: 1; 12.09 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:45:22 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.73 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.26 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.8 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.71 sec.
Command   ap_source done; error code: 1; 11.14 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:46:29 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.56 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.11 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.63 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.34 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.66 sec.
Command   ap_source done; error code: 1; 10.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:47:14 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.13 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.68 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.13 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.44 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.23 sec.
Command   ap_source done; error code: 1; 7.92 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:48:14 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.57 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.34 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 1.33 sec.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.61 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.48 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.75 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.65 sec.
Command   ap_source done; error code: 1; 13.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:50:20 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.04 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.35 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.6 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.16 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.55 sec.
Command   ap_source done; error code: 1; 11.46 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:51:05 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.21 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.79 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.24 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.09 sec.
Command   ap_source done; error code: 1; 8.02 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:54:06 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.97 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.54 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.76 sec.
Command   ap_source done; error code: 1; 12.01 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:56:21 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.14 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.1 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.65 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.19 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.69 sec.
Command   ap_source done; error code: 1; 11.64 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:57:23 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.36 sec.
Command       import_lib done; 0.49 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.71 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.42 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.33 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.62 sec.
Command   ap_source done; error code: 1; 13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 03:59:32 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.61 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.35 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.11 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.67 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.95 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.16 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 04:00:55 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.68 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.23 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.77 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.95 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.91 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 04:01:35 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.35 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.92 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.4 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.63 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 04:02:06 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.92 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.58 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.08 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.94 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.25 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 04:02:23 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.43 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.12 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.58 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.08 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 04:02:51 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.18 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.82 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.24 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.94 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.24 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 23 04:03:06 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.31 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 6.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.89 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.2 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 29 19:16:16 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.29 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.8 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.51 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.73 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.37 sec.
Command   ap_source done; error code: 1; 10.08 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 29 19:32:31 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.54 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.28 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.84 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.52 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.79 sec.
Command   ap_source done; error code: 1; 12.34 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 29 19:38:00 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.51 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.14 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.65 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.92 sec.
Command   ap_source done; error code: 1; 12.35 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 29 19:38:57 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.22 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.81 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.28 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.48 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.41 sec.
Command   ap_source done; error code: 1; 8.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Wed Dec 29 19:46:13 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.85 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.34 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.89 sec.
Command   ap_source done; error code: 1; 11.88 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 04:47:31 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.37 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.05 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.81 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.27 sec.
Command   ap_source done; error code: 1; 14.92 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 04:49:23 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.57 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.2 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.93 sec.
Command   ap_source done; error code: 1; 11.44 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 04:50:15 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.43 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.1 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.66 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.17 sec.
Command   ap_source done; error code: 1; 8.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 04:51:02 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 5.99 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.61 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.14 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 6.91 sec.
Command   ap_source done; error code: 1; 14.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 04:57:36 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.4 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.76 sec.
Command           ap_source done; 0.85 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 1.79 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.43 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.94 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.84 sec.
Command   ap_source done; error code: 1; 13.55 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 04:59:44 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.63 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.28 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.85 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.94 sec.
Command   ap_source done; error code: 1; 12.57 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 05:01:23 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.8 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.22 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.48 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.03 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.22 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.6 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.76 sec.
Command   ap_source done; error code: 1; 12.53 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 05:02:52 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.82 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.22 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.51 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.03 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.6 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.49 sec.
Command   ap_source done; error code: 1; 13.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 05:04:13 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.77 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.48 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.04 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.82 sec.
Command   ap_source done; error code: 1; 12.56 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 05:08:23 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.58 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.27 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.84 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.61 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.82 sec.
Command   ap_source done; error code: 1; 12.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 05:09:11 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.2 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.83 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.32 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.32 sec.
Command   ap_source done; error code: 1; 8.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 16:47:21 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.77 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.48 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.02 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.78 sec.
Command   ap_source done; error code: 1; 12.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 18:24:28 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.72 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.43 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.96 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.48 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.72 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.94 sec.
Command   ap_source done; error code: 1; 12.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 18:39:37 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.03 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.57 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.16 sec.
Command   ap_source done; error code: 1; 14.52 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 19:03:25 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.52 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.21 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.71 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.52 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.06 sec.
Command   ap_source done; error code: 1; 12.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 19:57:03 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 7.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.99 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.51 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.44 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 10.35 sec.
Command   ap_source done; error code: 1; 19.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 19:59:28 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 7.11 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.33 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.65 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.2 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.21 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.51 sec.
Command   ap_source done; error code: 1; 12.37 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 20:00:06 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.23 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.81 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.16 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.45 sec.
Command   ap_source done; error code: 1; 8.46 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 20:09:51 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.45 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.11 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.62 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.22 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.14 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.5 sec.
Command   ap_source done; error code: 1; 13.9 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 20:22:05 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.89 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.56 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.08 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.18 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.4 sec.
Command   ap_source done; error code: 1; 12.28 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 20:22:27 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.29 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.37 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.86 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.32 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Command     create_clock done; 0.47 sec.
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.47 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.7 sec.
Command   ap_source done; error code: 1; 9.17 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 20:22:59 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.33 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.15 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.34 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.87 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.34 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.01 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.31 sec.
Command   ap_source done; error code: 1; 8.32 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:08:17 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.53 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.19 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.88 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.61 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 4.63 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 13.05 sec.
Command   ap_source done; error code: 1; 24.73 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:20:18 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.11 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.22 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.28 sec.
Command       ap_source done; 0.3 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 13.36 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 14.05 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 14.89 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.96 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 13.23 sec.
Command   ap_source done; error code: 1; 28.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:22:43 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.13 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.24 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.99 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.7 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.47 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.97 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 13.66 sec.
Command   ap_source done; error code: 1; 26.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:33:41 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.33 sec.
Command       ap_source done; 0.49 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.46 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 12.12 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 13.09 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 6.64 sec.
Command   ap_source done; error code: 1; 20.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:35:35 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.16 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.28 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.41 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.57 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 12.28 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 13.05 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.77 sec.
Command   ap_source done; error code: 1; 17.61 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:36:23 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.19 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.81 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.26 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.59 sec.
Command   ap_source done; error code: 1; 9.65 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:37:55 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 7.93 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.65 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.17 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.99 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 12.89 sec.
Command   ap_source done; error code: 1; 22.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 21:45:06 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.18 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.45 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.92 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.71 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.72 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 4.3 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 12.14 sec.
Command   ap_source done; error code: 1; 24.68 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:05:30 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.12 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.31 sec.
Command       ap_source done; 0.32 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.59 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command         add_library done; 0.12 sec.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.36 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.15 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.03 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 11.03 sec.
Command   ap_source done; error code: 1; 23.98 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:19:36 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.2 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.26 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.6 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.28 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.97 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.03 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 13.32 sec.
Command   ap_source done; error code: 1; 25.12 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:22:06 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.13 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.24 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.3 sec.
Command       ap_source done; 0.31 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.85 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.52 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.35 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.52 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.94 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 13.85 sec.
Command   ap_source done; error code: 1; 26.86 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:28:10 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.99 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.67 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.71 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.58 sec.
Command   ap_source done; error code: 1; 15.11 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:31:21 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.75 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.16 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.39 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.91 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 1.21 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 12.02 sec.
Command   ap_source done; error code: 1; 20.75 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:49:03 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.54 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.22 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.89 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.94 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 13.42 sec.
Command   ap_source done; error code: 1; 25.03 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:57:32 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.26 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.92 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.6 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.96 sec.
Command   ap_source done; error code: 1; 17.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:58:13 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.9 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.57 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 5.08 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.96 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 9.31 sec.
Command   ap_source done; error code: 1; 15.15 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 22:59:57 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.17 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.89 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.44 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.36 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.53 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 4.46 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 11.34 sec.
Command   ap_source done; error code: 1; 22.45 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:00:46 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.93 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.45 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.92 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.35 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 9.19 sec.
Command   ap_source done; error code: 1; 14.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:02:05 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.35 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.12 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.58 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.41 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.57 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 4.6 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 11.57 sec.
Command   ap_source done; error code: 1; 21.86 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:06:22 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.83 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.51 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.07 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.37 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.93 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 9.77 sec.
Command   ap_source done; error code: 1; 20.57 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:13:19 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.2 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.85 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.56 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.98 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 14.3 sec.
Command   ap_source done; error code: 1; 27.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:16:15 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.11 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.22 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.57 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.29 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.99 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.49 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.75 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.2 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 14.37 sec.
Command   ap_source done; error code: 1; 27.25 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:17:26 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.23 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.72 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.45 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.06 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.55 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.82 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 4.69 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 11.51 sec.
Command   ap_source done; error code: 1; 20.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:18:42 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.59 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.25 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.82 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.8 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.49 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:19:38 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.03 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command           import_lib done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.12 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.22 sec.
Command           ap_source done; 0.23 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.56 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.86 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.43 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 4.62 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 15 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Thu Dec 30 23:20:30 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.12 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.79 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.48 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.01 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.42 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.93 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 01:04:07 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.22 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.37 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.38 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.99 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.71 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 5.07 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 12.61 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 01:05:58 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.31 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.93 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.47 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.57 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 01:31:13 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.5 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.21 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.92 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.71 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 24.48 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 32.08 sec.
Command   ap_source done; error code: 1; 43.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 03:11:21 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.19 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.84 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.52 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.18 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 5.08 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 12.62 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 05:14:27 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.52 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.22 sec.
Command           ap_source done; 0.22 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.51 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.27 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.94 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.53 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.72 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 05:16:36 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.18 sec.
Command           ap_source done; 0.18 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.4 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.89 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.62 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.34 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.13 sec.
Command   ap_source done; error code: 1; 15.39 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Fri Dec 31 05:17:09 GMT 2021
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.06 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.82 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.59 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.22 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.13 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sat Jan 01 21:43:12 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.88 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.6 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.26 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.71 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.32 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.05 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sat Jan 01 21:44:49 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.86 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.55 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.09 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.49 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 14.17 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sat Jan 01 21:45:59 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.77 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.45 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.98 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 13.75 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sat Jan 01 22:24:54 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.78 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.45 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.24 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.51 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 14.46 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 01:44:36 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.31 sec.
Command       ap_source done; 0.31 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.5 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.58 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.35 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.13 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.7 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 4.35 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 13.71 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 01:45:08 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.78 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.58 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.62 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 5.15 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.63 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.98 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 01:45:38 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 8.86 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.52 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.63 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.74 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 6.41 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 13.96 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:03:53 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.2 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.51 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.13 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.83 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.39 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.33 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:06:48 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 7.83 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 8.5 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 9.03 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.16 sec.
Command   ap_source done; error code: 1; 14.01 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:07:41 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.3 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.59 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.14 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.61 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.82 sec.
Command   ap_source done; error code: 1; 9.18 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:09:01 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.29 sec.
Command       ap_source done; 0.3 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.52 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.14 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.85 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.58 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.99 sec.
Command   ap_source done; error code: 1; 16.58 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:10:56 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.01 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.65 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.36 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.58 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.85 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 13.3 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:17:54 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.19 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.27 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.51 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.01 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.67 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.49 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.74 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 9.11 sec.
Command   ap_source done; error code: 1; 20.67 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 02:20:38 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.21 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.29 sec.
Command       ap_source done; 0.3 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 11.49 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.52 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 12.26 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.98 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.52 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.79 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.37 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 12.71 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 03:31:54 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.16 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.26 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.1 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.43 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.78 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.46 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.57 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.82 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.54 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4.09 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 03:47:44 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.23 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 9.91 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.61 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.08 sec.
Command   ap_source done; error code: 1; 13.55 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 03:48:32 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.09 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.45 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.83 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.26 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.52 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 14.2 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 03:50:21 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.34 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.42 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.01 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.53 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.39 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.16 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 10.12 sec.
Command   ap_source done; error code: 1; 18.48 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 03:50:51 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.22 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.94 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.4 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.72 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.43 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.59 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:03:01 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.31 sec.
Command       ap_source done; 0.32 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.1 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.58 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.94 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.74 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.46 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.74 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.35 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.59 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:05:45 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.17 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source done; 0.24 sec.
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.36 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.29 sec.
Command       ap_source done; 0.3 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.75 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.54 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.52 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.46 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.43 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.1 sec.
Command   ap_source done; error code: 1; 17.7 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:07:55 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.17 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       ap_source done; 0.27 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.82 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.56 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 11.24 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.5 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.11 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.82 sec.
Command   ap_source done; error code: 1; 16.97 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:08:23 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.45 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.17 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.08 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.55 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.4 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.63 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.73 sec.
Command   ap_source done; error code: 1; 9.11 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:08:40 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       ap_source done; 0.19 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.81 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.49 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.96 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.55 sec.
Command   ap_source done; error code: 1; 9.37 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:10:20 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 7.12 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.21 sec.
Command           ap_source done; 0.21 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.53 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.87 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 8.48 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 1.27 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.18 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.66 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.31 sec.
Command   ap_source done; error code: 1; 14.57 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:11:08 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.17 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.26 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.48 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 3.97 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.39 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.48 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.72 sec.
Execute     create_clock -period 5 -name default 
Command     create_clock done; 0.88 sec.
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 4.87 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 12.41 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:11:50 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.13 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.74 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.46 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.43 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.99 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.38 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.47 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Sun Jan 02 04:12:12 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.11 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 3.29 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.2 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.47 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 4.02 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 4.5 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.36 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 3.89 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 04 16:48:07 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.27 sec.
Command       ap_source done; 0.28 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 10.79 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.49 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 11.52 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 12.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.45 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.72 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.18 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 14.64 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 04 16:49:12 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.46 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 6.99 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.54 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.31 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 2.96 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 9.45 sec.
Command   ap_source done; error code: 1; 17.59 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 04 17:07:55 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.23 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.59 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.23 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.8 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         ap_source done; 0.21 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.47 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 4.83 sec.
Command   ap_source done; error code: 1; 13.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Tue Jan 04 17:10:08 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.12 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 6.66 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.44 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 7.31 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 7.82 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.46 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 4.81 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 15.05 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1 opened at Mon Jan 17 02:12:53 GMT 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.18 sec.
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.25 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Command         ap_part_info done; 9.49 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.2 sec.
Execute           ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.41 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 10.16 sec.
Execute       ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 10.82 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu250-figd2104-2L-e 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.32 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /vol/cc/opt/Xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.52 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /homes/faw18/Documents/FYP/hls4ml_tutorial/model_1/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 11.68 sec.
Execute     cleanup_all 
