#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 26 11:03:18 2025
# Process ID: 18276
# Current directory: D:/Vivado_designs/nano_processor_V1 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8600 D:\Vivado_designs\nano_processor_V1 - Copy\nano_processor_V1.xpr
# Log file: D:/Vivado_designs/nano_processor_V1 - Copy/vivado.log
# Journal file: D:/Vivado_designs/nano_processor_V1 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Vivado_designs/nano_processor_V1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 984.156 ; gain = 188.145
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -clean
ERROR: [Common 17-170] Unknown option '-clean', please type 'launch_runs -help' for usage info.
launch_runs synth_1
ERROR: [Common 17-69] Command failed:  Run 'synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run synth_1'.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 26 11:21:39 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
report_utilization -hierarchical -file utilization_hierarchical.txt
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
Finished Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1353.453 ; gain = 403.500
report_utilization -hierarchical -file utilization_hierarchical.txt
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1357.215 ; gain = 0.453
D:/Vivado_designs/nano_processor_V1 - Copy/utilization_hierarchical.txt
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1800.363 ; gain = 0.000
[Mon May 26 11:29:00 2025] Launched impl_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1820.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1820.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 26 11:34:42 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
Finished Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.371 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Program_Counter.vhd:94]
[Mon May 26 11:45:35 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 26 12:47:56 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:210]
[Mon May 26 12:56:21 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 26 12:57:27 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
Finished Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 26 12:59:13 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 6
[Mon May 26 13:00:29 2025] Launched impl_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/impl_1/runme.log
report_utilization
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
Finished Parsing XDC File [D:/Vivado_designs/nano_processor_V1 - Copy/Basys3Labs_Nano_processor_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 26 13:01:39 2025
| Host         : DESKTOP-NP5NV58 running 64-bit major release  (build 9200)
| Command      : report_utilization
| Design       : Nano_processor
| Device       : 7a35tcpg236-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   72 |     0 |     20800 |  0.35 |
|   LUT as Logic          |   72 |     0 |     20800 |  0.35 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |   53 |     0 |     41600 |  0.13 |
|   Register as Flip Flop |   53 |     0 |     41600 |  0.13 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 19    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 34    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   21 |    21 |       106 | 19.81 |
|   IOB Master Pads           |    8 |       |           |       |
|   IOB Slave Pads            |   13 |       |           |       |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   34 |        Flop & Latch |
| LUT2     |   29 |                 LUT |
| LUT3     |   23 |                 LUT |
| OBUF     |   19 |                  IO |
| FDCE     |   19 |        Flop & Latch |
| LUT6     |   17 |                 LUT |
| LUT4     |   17 |                 LUT |
| LUT5     |   10 |                 LUT |
| CARRY4   |    8 |          CarryLogic |
| LUT1     |    2 |                 LUT |
| IBUF     |    2 |                  IO |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1885.371 ; gain = 0.000
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1897.969 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1897.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 26 13:09:42 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/synth_1/runme.log
[Mon May 26 13:09:42 2025] Launched impl_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1 - Copy/nano_processor_V1.runs/impl_1/runme.log
close_design
close_project
open_project D:/Vivado_designs/nano_processor_V1/nano_processor_V1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon May 26 13:13:39 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1/nano_processor_V1.runs/synth_1/runme.log
[Mon May 26 13:13:39 2025] Launched impl_1...
Run output will be captured here: D:/Vivado_designs/nano_processor_V1/nano_processor_V1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Sim_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_designs/Lab 06/Lab 06.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a76c10fdc8f74f14b65949ae1dc55e79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_nano_processor_behav xil_defaultlib.Sim_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_buffer_4bit [tri_state_buffer_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_4bit [mux_2_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Regi [regi_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers_Bank [registers_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_4bit_new [mux_8_4bit_new_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Tri_State_buffer_3bit [tri_state_buffer_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_3bit [mux_2_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_nano_processor
Built simulation snapshot Sim_nano_processor_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim/xsim.dir/Sim_nano_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 26 14:43:23 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1922.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_nano_processor_behav -key {Behavioral:sim_1:Functional:Sim_nano_processor} -tclbatch {Sim_nano_processor.tcl} -view {D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sim_1/imports/nano_processor_V1/Sim_Add_unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sim_1/imports/nano_processor_V1/Sim_Add_unit_behav.wcfg
WARNING: Simulation object /sim_Adder_3bit/input was not found in the design.
WARNING: Simulation object /sim_Adder_3bit/output was not found in the design.
WARNING: Simulation object /sim_Adder_3bit/C_out was not found in the design.
source Sim_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1922.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Sim_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a76c10fdc8f74f14b65949ae1dc55e79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_nano_processor_behav xil_defaultlib.Sim_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_nano_processor_behav -key {Behavioral:sim_1:Functional:Sim_nano_processor} -tclbatch {Sim_nano_processor.tcl} -view {D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sim_1/imports/nano_processor_V1/Sim_Add_unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sim_1/imports/nano_processor_V1/Sim_Add_unit_behav.wcfg
WARNING: Simulation object /sim_Adder_3bit/input was not found in the design.
WARNING: Simulation object /sim_Adder_3bit/output was not found in the design.
WARNING: Simulation object /sim_Adder_3bit/C_out was not found in the design.
source Sim_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1922.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Sim_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a76c10fdc8f74f14b65949ae1dc55e79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_nano_processor_behav xil_defaultlib.Sim_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_nano_processor_behav -key {Behavioral:sim_1:Functional:Sim_nano_processor} -tclbatch {Sim_nano_processor.tcl} -view {D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sim_1/imports/nano_processor_V1/Sim_Add_unit_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sim_1/imports/nano_processor_V1/Sim_Add_unit_behav.wcfg
WARNING: Simulation object /sim_Adder_3bit/input was not found in the design.
WARNING: Simulation object /sim_Adder_3bit/output was not found in the design.
WARNING: Simulation object /sim_Adder_3bit/C_out was not found in the design.
source Sim_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1922.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 26 14:45:15 2025...
