inputs c0 8 c1 8 c2 8 c3 8 c4 8 c5 8 c6 8 c7 8 c8 8 c9 8 c10 8 c11 8 c12 8 c13 8 c14 8 c15 8 c16 8 c17 8 c18 8 c19 8 c20 8 c21 8 c22 8 c23 8 c24 8 c25 8 c26 8 c27 8 c28 8 c29 8 
outputs o0 8 o1 8 o2 8 o3 8 o4 8 o5 8 o6 8 o7 8 o8 8 o9 8 
regs r0 8 r1 8 r2 8 r3 8 r4 8 r5 8 r6 8 r7 8 r8 8 r9 8 
T0 TASK2 8 c0 c1 r1
T1 TASK5 8 c2 c3 o0
T2 TASK2 8 c4 c5 r3
T3 TASK7 8 c6 c7 r2
T4 TASK6 8 c8 c9 r0
T5 TASK2 8 c10 r0 r9
T6 TASK2 8 r1 c11 r7
T7 TASK6 8 c12 c13 o1
T8 TASK8 8 c14 c15 o2
T9 TASK8 8 c16 r2 r4
T10 TASK3 8 c17 r3 o3
T11 TASK7 8 c18 r4 r8
T12 TASK4 8 c19 c20 r5
T13 TASK6 8 c21 c22 o4
T14 TASK7 8 r5 c23 r6
T15 TASK1 8 r6 c24 o5
T16 TASK4 8 r7 c25 o6
T17 TASK2 8 r8 r9 o7
T18 TASK6 8 c26 c27 o8
T19 TASK6 8 c28 c29 o9
end 
