/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [6:0] _05_;
  wire [9:0] _06_;
  reg [5:0] _07_;
  wire [6:0] _08_;
  reg [6:0] _09_;
  wire [13:0] _10_;
  wire [8:0] _11_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [28:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[8];
  assign celloutsig_1_0z = ~in_data[125];
  assign celloutsig_0_8z = ~celloutsig_0_6z;
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_3z) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_0_17z = ~((celloutsig_0_6z | celloutsig_0_7z[0]) & (celloutsig_0_4z | celloutsig_0_7z[1]));
  assign celloutsig_0_38z = celloutsig_0_0z | ~(_00_);
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_4z);
  assign celloutsig_0_29z = celloutsig_0_1z[2] | ~(celloutsig_0_19z);
  assign celloutsig_0_37z = celloutsig_0_29z | celloutsig_0_16z;
  assign celloutsig_1_14z = celloutsig_1_12z | celloutsig_1_5z;
  reg [6:0] _22_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 7'h00;
    else _22_ <= { in_data[74:69], celloutsig_0_4z };
  assign { _08_[6:4], _02_, _08_[2:0] } = _22_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[192])
    if (clkin_data[192]) _07_ <= 6'h00;
    else _07_ <= { in_data[156:152], celloutsig_1_0z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _09_ <= 7'h00;
    else _09_ <= { celloutsig_1_6z[9:4], celloutsig_1_4z };
  reg [13:0] _25_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _25_ <= 14'h0000;
    else _25_ <= celloutsig_0_9z[15:2];
  assign { _10_[13], _05_[6:4], _06_[8], _00_, _06_[6], _10_[6], _03_, _10_[4:0] } = _25_;
  reg [8:0] _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 9'h000;
    else _26_ <= { _00_, _06_[6], _10_[6], _03_, _10_[4], celloutsig_0_13z, celloutsig_0_1z };
  assign { _11_[8:7], _04_, _11_[5:2], _01_, _11_[0] } = _26_;
  assign celloutsig_0_3z = { in_data[81:55], celloutsig_0_2z, celloutsig_0_0z } & in_data[31:3];
  assign celloutsig_1_9z = celloutsig_1_6z[9:1] == { in_data[105:102], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_16z[6:1] == { in_data[186:182], celloutsig_1_5z };
  assign celloutsig_0_56z = { celloutsig_0_50z[8:6], celloutsig_0_37z } >= { celloutsig_0_21z[4], celloutsig_0_7z };
  assign celloutsig_1_2z = _07_ >= { _07_[3:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[149:99] >= { in_data[173:148], celloutsig_1_2z, _07_, _07_, _07_, _07_ };
  assign celloutsig_0_16z = { in_data[71:69], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z } >= { _06_[8], _00_, _06_[6], _10_[6], _03_, _10_[4:2], celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_9z[8:0] % { 1'h1, _08_[6:4], _02_, _08_[2:0], celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[17:12], celloutsig_0_0z } !== { celloutsig_0_3z[24], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[86:70] !== { celloutsig_0_3z[23:8], celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[108:106], celloutsig_1_2z, celloutsig_1_0z } !== { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_19z = in_data[98:96] !== in_data[181:179];
  assign celloutsig_0_2z = { in_data[59:50], celloutsig_0_0z } !== in_data[16:6];
  assign celloutsig_0_19z = { _08_[5:4], _02_, _08_[2:0], celloutsig_0_6z } !== { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z[2:1], 1'h1, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_50z = { _11_[8:7], _04_, _11_[5:2], celloutsig_0_0z, celloutsig_0_38z } | { _11_[8:7], _04_, _11_[5:2], _01_, _11_[0] };
  assign celloutsig_1_6z = { in_data[185:174], celloutsig_1_5z, celloutsig_1_3z } | { in_data[147:146], celloutsig_1_0z, _07_, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_3z[15:1], celloutsig_0_2z } | { in_data[92], _08_[6:4], _02_, _08_[2:0], _08_[6:4], _02_, _08_[2:0], celloutsig_0_2z };
  assign celloutsig_1_12z = | { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_13z = | { _09_[6:5], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, _07_[5:1], celloutsig_1_0z };
  assign celloutsig_0_13z = | { _02_, _08_[5:4], _08_[2:1] };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } ~^ celloutsig_0_3z[28:26];
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z } ~^ { celloutsig_1_6z[0], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_1z = { in_data[18:17], celloutsig_0_0z } ~^ in_data[75:73];
  assign celloutsig_0_21z = { _11_[7], _04_, _11_[5:2] } ~^ { celloutsig_0_12z[7:3], celloutsig_0_6z };
  assign celloutsig_0_11z[2:1] = { _05_[6], celloutsig_0_0z } ~^ { celloutsig_0_0z, celloutsig_0_6z };
  assign _05_[3:2] = { celloutsig_0_4z, celloutsig_0_17z };
  assign { _06_[9], _06_[7], _06_[5:0] } = { _05_[4], _00_, celloutsig_0_21z };
  assign _08_[3] = _02_;
  assign { _10_[12:7], _10_[5] } = { _05_[6:4], _06_[8], _00_, _06_[6], _03_ };
  assign { _11_[6], _11_[1] } = { _04_, _01_ };
  assign celloutsig_0_11z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, 1'h1 };
endmodule
