<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_filtersIP_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>filters</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 08 16:01:40 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:69b68b61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:69b68b61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_filtersIP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 08 16:01:40 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:69b68b61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>filters</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 08 16:01:40 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18ff7e4c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_filtersIP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 08 16:01:40 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18ff7e4c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 08 16:03:51 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:69b68b61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>filt_select</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>val</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.XADC_DATA_SIZE&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.XADC_DATA_SIZE&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>M</spirit:name>
        <spirit:displayName>M</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M">23</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XADC_DATA_SIZE</spirit:name>
        <spirit:displayName>Xadc Data Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XADC_DATA_SIZE">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XANT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Xant Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XANT_ADDR_SIZE">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XCOEF_DATA_SIZE</spirit:name>
        <spirit:displayName>Xcoef Data Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XCOEF_DATA_SIZE">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XCOEF_ADDR_SIZE</spirit:name>
        <spirit:displayName>Xcoef Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XCOEF_ADDR_SIZE">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/fir_filter_0/fir_filter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_coefs/bram_coefs.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_xant/bram_xant.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/common/mux2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/common/mux3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/common/mux4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/rbuf.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filters_coefs.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/filters.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_filtersIP_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/fir_filter_0/fir_filter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_coefs/bram_coefs.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/bram_xant/bram_xant.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/common/mux2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/common/mux3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/common/mux4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/rbuf.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/filters_coefs.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/176e/src/filters.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_filtersIP_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_filtersIP_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_filtersIP_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_filtersIP_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_filtersIP_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_filtersIP_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>filtersIP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>M</spirit:name>
      <spirit:displayName>M</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M">23</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XADC_DATA_SIZE</spirit:name>
      <spirit:displayName>Xadc Data Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XADC_DATA_SIZE">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XANT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Xant Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XANT_ADDR_SIZE">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XCOEF_DATA_SIZE</spirit:name>
      <spirit:displayName>Xcoef Data Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XCOEF_DATA_SIZE">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XCOEF_ADDR_SIZE</spirit:name>
      <spirit:displayName>Xcoef Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.XCOEF_ADDR_SIZE">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_filtersIP_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>filtersIP</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347dc3ee_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebf3800_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd5d792_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c09578_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccfbc7e_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecc222c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765df99d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a232086_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3891c574_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6c12d3_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7178698a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490654d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f4f9af_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2cfe4a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193b18e8_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3bf83f_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2041d79b_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535edda0_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fba8a8c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8cf24a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1c2696_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b4c227_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361f1335_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0d1732_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22da84cb_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5dcfc7_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6376a4d8_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1110a504_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bed480c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbf736a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df4c385_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c95814_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326ae953_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2b7a02_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af09aa2_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf5393c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744d9b72_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22def0bc_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbbe5aa_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e9334d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623b7314_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f05f3c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8de878_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426ee37a_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea06b2e_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7f3f51_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4988445d_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120e48bd_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498d0bc5_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b9caad_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b50c08_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29bffd26_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fd55a3_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f8f95f_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fbb4dc_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200a0a33_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa1d1e1_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fdaa70_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208bf281_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ffee68_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec413f8_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed0f211_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9b14fe_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144f3d5c_ARCHIVE_LOCATION">/home/tomas/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cefccf6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606447a1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2bd0a9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbaea6a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44901db6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a36bb51_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbe8ddd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b067604_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca7e01a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecb9866_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddf6a49_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dba4e59_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46471534_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b83edc_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e2c7b1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ae12d7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6594f86b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c6d0b8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112e369e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b68ad5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf5fd17_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614bd26d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3297ee1b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1160ed52_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0efea2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d436fc3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12588ad_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395d754d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3b5e2c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75610400_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783ef0a7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c00c9c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcd5a63_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157da511_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5758426a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407c639f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d14ea3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66acb3e1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e95a094_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0a5df1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f59e499_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e48a90a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b60058_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e3bf84_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105e1703_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dffaf5a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdc7f56_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582a33e7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a363254_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e3def_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411dadfe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29025cc8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385229a7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60afcb16_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1530dbd2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5f2b5f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fd5bed_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35dda01d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e72fa7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9a057_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173cc6e3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f13675d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fccbde8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258437ee_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ips/filtersIP</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1d358f06"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6b20582e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="efcf9dc9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="20650e21"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="319b2453"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
