Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Keyboard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Keyboard.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Keyboard"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Keyboard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "OddParity.v" in library work
Compiling verilog file "ReadPS2.v" in library work
Module <OddParity> compiled
Compiling verilog file "LEDDriver.v" in library work
Module <ReadPS2> compiled
Compiling verilog file "Keyboard.v" in library work
Module <LEDDriver> compiled
Module <Keyboard> compiled
No errors in compilation
Analysis of file <"Keyboard.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Keyboard> in library <work> with parameters.
	LSHIFT = "00010010"
	MaxCount = "00000000000000000000000000011111"
	RSHIFT = "01011001"

Analyzing hierarchy for module <ReadPS2> in library <work>.

Analyzing hierarchy for module <LEDDriver> in library <work>.

Analyzing hierarchy for module <OddParity> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Keyboard>.
	LSHIFT = 8'b00010010
	MaxCount = 32'sb00000000000000000000000000011111
	RSHIFT = 8'b01011001
Module <Keyboard> is correct for synthesis.
 
Analyzing module <ReadPS2> in library <work>.
Module <ReadPS2> is correct for synthesis.
 
Analyzing module <OddParity> in library <work>.
Module <OddParity> is correct for synthesis.
 
Analyzing module <LEDDriver> in library <work>.
Module <LEDDriver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LEDDriver>.
    Related source file is "LEDDriver.v".
    Found 16x8-bit ROM for signal <LedOut>.
    Found 4-bit register for signal <LedSync>.
    Found 16-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <LEDDriver> synthesized.


Synthesizing Unit <OddParity>.
    Related source file is "OddParity.v".
    Found 1-bit xor8 for signal <y$xor0000> created at line 26.
    Summary:
	inferred   1 Xor(s).
Unit <OddParity> synthesized.


Synthesizing Unit <ReadPS2>.
    Related source file is "ReadPS2.v".
WARNING:Xst:646 - Signal <shiftReg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <received>.
    Found 4-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <error$xor0000> created at line 52.
    Found 1-bit register for signal <pastClk>.
    Found 11-bit register for signal <shiftReg>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <ReadPS2> synthesized.


Synthesizing Unit <Keyboard>.
    Related source file is "Keyboard.v".
WARNING:Xst:646 - Signal <shiftPressed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 69 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | slowClock                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit up counter for signal <clkCounter>.
    Found 8-bit register for signal <lastCode>.
    Found 1-bit register for signal <slowClock>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <Keyboard> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 4
 11-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
WARNING:Xst:2677 - Node <shiftReg_0> of sequential type is unconnected in block <u0>.
WARNING:Xst:2677 - Node <shiftReg_0> of sequential type is unconnected in block <ReadPS2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Xors                                                 : 2
 1-bit xor2                                            : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Keyboard> ...

Optimizing unit <LEDDriver> ...

Optimizing unit <ReadPS2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Keyboard, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Keyboard.ngr
Top Level Output File Name         : Keyboard
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 123
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 8
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 4
#      LUT3_L                      : 3
#      LUT4                        : 46
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 15
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 54
#      FDC                         : 10
#      FDCE                        : 23
#      FDP                         : 1
#      FDR                         : 16
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       46  out of   4656     0%  
 Number of Slice Flip Flops:             54  out of   9312     0%  
 Number of 4 input LUTs:                 87  out of   9312     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 26    |
slowClock1                         | BUFG                   | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 34    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.577ns (Maximum Frequency: 152.045MHz)
   Minimum input arrival time before clock: 5.306ns
   Maximum output required time after clock: 8.834ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 6.577ns (frequency: 152.045MHz)
  Total number of paths / destination ports: 493 / 47
-------------------------------------------------------------------------
Delay:               6.577ns (Levels of Logic = 3)
  Source:            u2/counter_5 (FF)
  Destination:       u2/counter_15 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: u2/counter_5 to u2/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  u2/counter_5 (u2/counter_5)
     LUT4:I0->O            1   0.704   0.595  u2/counter_or000017 (u2/counter_or000017)
     LUT4:I0->O            5   0.704   0.712  u2/counter_or0000164 (u2/LedSync_cmp_eq0000)
     LUT2:I1->O           16   0.704   1.034  u2/counter_or00002 (u2/counter_or0000)
     FDR:R                     0.911          u2/counter_0
    ----------------------------------------
    Total                      6.577ns (3.614ns logic, 2.963ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slowClock1'
  Clock period: 5.676ns (frequency: 176.180MHz)
  Total number of paths / destination ports: 187 / 48
-------------------------------------------------------------------------
Delay:               5.676ns (Levels of Logic = 4)
  Source:            u0/shiftReg_8 (FF)
  Destination:       state_FSM_FFd3 (FF)
  Source Clock:      slowClock1 rising
  Destination Clock: slowClock1 rising

  Data Path: u0/shiftReg_8 to state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.591   0.836  u0/shiftReg_8 (u0/shiftReg_8)
     LUT2_D:I1->LO         1   0.704   0.104  state_FSM_FFd1-In12_SW0 (N42)
     LUT4:I3->O            3   0.704   0.566  state_FSM_FFd1-In12 (state_FSM_FFd1-In_bdd19)
     LUT4:I2->O            1   0.704   0.455  state_FSM_FFd3-In224 (state_FSM_FFd3-In224)
     LUT4:I2->O            1   0.704   0.000  state_FSM_FFd3-In2113 (state_FSM_FFd3-In)
     FDC:D                     0.308          state_FSM_FFd3
    ----------------------------------------
    Total                      5.676ns (3.715ns logic, 1.961ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              5.306ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       u2/counter_15 (FF)
  Destination Clock: clk50 rising

  Data Path: reset to u2/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.218   1.439  reset_IBUF (reset_IBUF)
     LUT2:I0->O           16   0.704   1.034  u2/counter_or00002 (u2/counter_or0000)
     FDR:R                     0.911          u2/counter_0
    ----------------------------------------
    Total                      5.306ns (2.833ns logic, 2.473ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slowClock1'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.087ns (Levels of Logic = 2)
  Source:            psclk (PAD)
  Destination:       u0/count_3 (FF)
  Destination Clock: slowClock1 rising

  Data Path: psclk to u0/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  psclk_IBUF (psclk_IBUF)
     LUT2:I1->O           14   0.704   1.000  u0/negEdge1 (u0/negEdge)
     FDCE:CE                   0.555          u0/shiftReg_1
    ----------------------------------------
    Total                      4.087ns (2.477ns logic, 1.610ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slowClock1'
  Total number of paths / destination ports: 57 / 8
-------------------------------------------------------------------------
Offset:              7.169ns (Levels of Logic = 3)
  Source:            lastCode_4 (FF)
  Destination:       LedOut<7> (PAD)
  Source Clock:      slowClock1 rising

  Data Path: lastCode_4 to LedOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.595  lastCode_4 (lastCode_4)
     LUT4:I0->O            7   0.704   0.883  u2/nibble<0>2 (u2/nibble<0>)
     LUT4:I0->O            1   0.704   0.420  u2/Mrom_LedOut41 (LedOut_4_OBUF)
     OBUF:I->O                 3.272          LedOut_4_OBUF (LedOut<4>)
    ----------------------------------------
    Total                      7.169ns (5.271ns logic, 1.898ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 228 / 11
-------------------------------------------------------------------------
Offset:              8.834ns (Levels of Logic = 4)
  Source:            u2/LedSync_3 (FF)
  Destination:       LedOut<7> (PAD)
  Source Clock:      clk50 rising

  Data Path: u2/LedSync_3 to LedOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  u2/LedSync_3 (u2/LedSync_3)
     LUT4:I0->O            5   0.704   0.712  u2/LedSync_mux0000<0>1 (u2/LedSync_mux0000<0>)
     LUT4:I1->O            7   0.704   0.883  u2/nibble<3>1 (u2/nibble<3>)
     LUT4:I0->O            1   0.704   0.420  u2/Mrom_LedOut31 (LedOut_3_OBUF)
     OBUF:I->O                 3.272          LedOut_3_OBUF (LedOut<3>)
    ----------------------------------------
    Total                      8.834ns (5.975ns logic, 2.859ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.87 secs
 
--> 

Total memory usage is 189352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

