{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573418674699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573418674699 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Z80_FPGA EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Z80_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573418674788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573418674901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573418674901 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573418675102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] 1 125 0 0 " "Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573418675102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573418675102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573418675102 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1573418675102 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573418675515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573418675565 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573418677146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573418677146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573418677146 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573418677146 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573418677186 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573418677186 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573418677186 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573418677186 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573418677186 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573418677206 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573418677357 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 155 " "No exact pin location assignment(s) for 1 pins of 155 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1573418678080 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573418679588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573418679590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573418679590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573418679610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573418679671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573418679689 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573418679691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680293 ""}  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -936 -6464 -6288 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680293 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680293 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680293 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680293 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcomputer:inst\|cpuClock  " "Automatically promoted node Microcomputer:inst\|cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|MREQ_n " "Destination node Microcomputer:inst\|T80s:cpu1\|MREQ_n" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|IORQ_n " "Destination node Microcomputer:inst\|T80s:cpu1\|IORQ_n" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|WR_n " "Destination node Microcomputer:inst\|T80s:cpu1\|WR_n" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|M1_n " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|M1_n" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|RFSH_n " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|RFSH_n" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573418680295 ""}  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "Automatically promoted node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita4 " "Destination node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita4" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf" 51 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573418680295 ""}  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf" 191 17 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst479\|5  " "Automatically promoted node 21mux:inst479\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_OUT_SPARE1~output " "Destination node FPGA_OUT_SPARE1~output" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 17840 -6104 -5909 17856 "FPGA_OUT_SPARE1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573418680295 ""}  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst287\|5  " "Automatically promoted node 21mux:inst287\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst95 " "Destination node inst95" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1920 -6264 -6200 2000 "inst95" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst92 " "Destination node inst92" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1824 -6584 -6520 1904 "inst92" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Destination node inst13" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1824 -5536 -5472 1872 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_OUT_PHI~output " "Destination node FPGA_OUT_PHI~output" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1912 -4240 -4064 1928 "FPGA_OUT_PHI" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA_OUT_CPU_CLK~output " "Destination node FPGA_OUT_CPU_CLK~output" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -728 -5888 -5712 -712 "FPGA_OUT_CPU_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 6621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573418680295 ""}  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680295 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74244:inst71\|1~1  " "Automatically promoted node 74244:inst71\|1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst473~0 " "Destination node inst473~0" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 18632 -3936 -3872 18680 "inst473" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst77 " "Destination node inst77" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12576 -4984 -4920 12624 "inst77" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst256~40 " "Destination node inst256~40" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9368 -3592 -3528 9416 "inst256" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst341 " "Destination node inst341" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11384 -6288 -6224 11432 "inst341" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst205 " "Destination node inst205" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 7984 -4272 -4208 8032 "inst205" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst142 " "Destination node inst142" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12784 -4968 -4904 12832 "inst142" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6 " "Destination node inst6" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 7368 -5280 -5216 7416 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 1775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst133\[7\]~30 " "Destination node inst133\[7\]~30" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst359~2 " "Destination node inst359~2" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 13976 -5208 -5144 14024 "inst359" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst133\[0\]~46 " "Destination node inst133\[0\]~46" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573418680295 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1573418680295 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573418680295 ""}  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573418680295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573418681664 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573418681674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573418681674 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573418681684 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573418681694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573418681704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573418681704 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573418681712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573418682355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573418682357 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573418682357 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1573418682458 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1573418682458 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573418682458 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 17 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 25 1 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 26 1 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 19 6 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 5 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 23 3 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 23 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573418682458 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1573418682458 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573418682458 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 clk\[0\] FPGA_OUT_2mHz_CLOCK~output " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_OUT_2mHz_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1944 -4248 -4072 1960 "FPGA_OUT_2mHz_CLOCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1573418682697 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573418682880 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573418682931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573418684570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573418686795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573418686916 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573418705764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573418705764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573418708051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 6.9% " "2e+03 ns of routing delay (approximately 6.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1573418718072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573418720979 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573418720979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573418763600 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573418763600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:55 " "Fitter routing operations ending: elapsed time is 00:00:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573418763610 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.57 " "Total time spent on timing analysis during the Fitter is 15.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573418764061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573418764113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573418765502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573418765502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573418767554 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573418770901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/output_files/Z80_FPGA.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/output_files/Z80_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573418772421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5642 " "Peak virtual memory: 5642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573418776335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:46:16 2019 " "Processing ended: Sun Nov 10 12:46:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573418776335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573418776335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573418776335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573418776335 ""}
