Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep  9 01:33:20 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_ascii_decoder_timing_summary_routed.rpt -rpx test_ascii_decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : test_ascii_decoder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.240        0.000                      0                  159        0.146        0.000                      0                  159        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.240        0.000                      0                  159        0.146        0.000                      0                  159        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 U_ASCII_DECODER/register_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 3.218ns (55.860%)  route 2.543ns (44.140%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_ASCII_DECODER/CLK
    SLICE_X2Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  U_ASCII_DECODER/register_in_reg[14]/Q
                         net (fo=6, routed)           0.846     6.691    U_ASCII_DECODER/register_in_reg_n_0_[14]
    SLICE_X1Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.815 r  U_ASCII_DECODER/RESULT2__6_carry_i_8/O
                         net (fo=6, routed)           0.613     7.427    U_ASCII_DECODER/RESULT2__6_carry_i_8_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.551 r  U_ASCII_DECODER/RESULT2__6_carry_i_6/O
                         net (fo=1, routed)           0.000     7.551    U_ASCII_DECODER/RESULT2__6_carry_i_6_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.194 r  U_ASCII_DECODER/RESULT2__6_carry/O[3]
                         net (fo=2, routed)           0.648     8.842    U_ASCII_DECODER/RESULT2__6_carry_n_4
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.307     9.149 r  U_ASCII_DECODER/RESULT0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.149    U_ASCII_DECODER/RESULT0_carry_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.550 r  U_ASCII_DECODER/RESULT0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.550    U_ASCII_DECODER/RESULT0_carry_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.772 r  U_ASCII_DECODER/RESULT0_carry__0/O[0]
                         net (fo=1, routed)           0.436    10.208    U_ASCII_DECODER/PCIN[6]
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    11.087 r  U_ASCII_DECODER/RESULT0__14_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.087    U_ASCII_DECODER/RESULT0[7]
    SLICE_X0Y90          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_ASCII_DECODER/CLK
    SLICE_X0Y90          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    U_ASCII_DECODER/RESULT_reg[7]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 U_ASCII_DECODER/register_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.586ns (46.113%)  route 3.022ns (53.887%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_ASCII_DECODER/CLK
    SLICE_X3Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_ASCII_DECODER/register_in_reg[13]/Q
                         net (fo=6, routed)           1.567     7.349    U_ASCII_DECODER/register_in_reg_n_0_[13]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  U_ASCII_DECODER/RESULT2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.473    U_ASCII_DECODER/RESULT2__6_carry_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.725 r  U_ASCII_DECODER/RESULT2__6_carry/O[0]
                         net (fo=3, routed)           0.665     8.391    U_ASCII_DECODER/RESULT2__6_carry_n_7
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.295     8.686 r  U_ASCII_DECODER/RESULT0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.686    U_ASCII_DECODER/PCIN[2]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.110 r  U_ASCII_DECODER/RESULT0_carry/O[1]
                         net (fo=2, routed)           0.790     9.900    U_ASCII_DECODER/PCIN[3]
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.303    10.203 r  U_ASCII_DECODER/RESULT0__14_carry_i_3/O
                         net (fo=1, routed)           0.000    10.203    U_ASCII_DECODER/RESULT0__14_carry_i_3_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.601 r  U_ASCII_DECODER/RESULT0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    10.601    U_ASCII_DECODER/RESULT0__14_carry_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.935 r  U_ASCII_DECODER/RESULT0__14_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.935    U_ASCII_DECODER/RESULT0[6]
    SLICE_X0Y90          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_ASCII_DECODER/CLK
    SLICE_X0Y90          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    U_ASCII_DECODER/RESULT_reg[6]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 U_ASCII_DECODER/register_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.475ns (45.025%)  route 3.022ns (54.975%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_ASCII_DECODER/CLK
    SLICE_X3Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_ASCII_DECODER/register_in_reg[13]/Q
                         net (fo=6, routed)           1.567     7.349    U_ASCII_DECODER/register_in_reg_n_0_[13]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  U_ASCII_DECODER/RESULT2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.473    U_ASCII_DECODER/RESULT2__6_carry_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.725 r  U_ASCII_DECODER/RESULT2__6_carry/O[0]
                         net (fo=3, routed)           0.665     8.391    U_ASCII_DECODER/RESULT2__6_carry_n_7
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.295     8.686 r  U_ASCII_DECODER/RESULT0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.686    U_ASCII_DECODER/PCIN[2]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.110 r  U_ASCII_DECODER/RESULT0_carry/O[1]
                         net (fo=2, routed)           0.790     9.900    U_ASCII_DECODER/PCIN[3]
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.303    10.203 r  U_ASCII_DECODER/RESULT0__14_carry_i_3/O
                         net (fo=1, routed)           0.000    10.203    U_ASCII_DECODER/RESULT0__14_carry_i_3_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.601 r  U_ASCII_DECODER/RESULT0__14_carry/CO[3]
                         net (fo=1, routed)           0.000    10.601    U_ASCII_DECODER/RESULT0__14_carry_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.824 r  U_ASCII_DECODER/RESULT0__14_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.824    U_ASCII_DECODER/RESULT0[5]
    SLICE_X0Y90          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_ASCII_DECODER/CLK
    SLICE_X0Y90          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    U_ASCII_DECODER/RESULT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 U_ASCII_DECODER/register_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 2.206ns (42.196%)  route 3.022ns (57.804%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_ASCII_DECODER/CLK
    SLICE_X3Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_ASCII_DECODER/register_in_reg[13]/Q
                         net (fo=6, routed)           1.567     7.349    U_ASCII_DECODER/register_in_reg_n_0_[13]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  U_ASCII_DECODER/RESULT2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.473    U_ASCII_DECODER/RESULT2__6_carry_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.725 r  U_ASCII_DECODER/RESULT2__6_carry/O[0]
                         net (fo=3, routed)           0.665     8.391    U_ASCII_DECODER/RESULT2__6_carry_n_7
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.295     8.686 r  U_ASCII_DECODER/RESULT0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.686    U_ASCII_DECODER/PCIN[2]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.110 r  U_ASCII_DECODER/RESULT0_carry/O[1]
                         net (fo=2, routed)           0.790     9.900    U_ASCII_DECODER/PCIN[3]
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.303    10.203 r  U_ASCII_DECODER/RESULT0__14_carry_i_3/O
                         net (fo=1, routed)           0.000    10.203    U_ASCII_DECODER/RESULT0__14_carry_i_3_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.555 r  U_ASCII_DECODER/RESULT0__14_carry/O[3]
                         net (fo=1, routed)           0.000    10.555    U_ASCII_DECODER/RESULT0[4]
    SLICE_X0Y89          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_ASCII_DECODER/CLK
    SLICE_X0Y89          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    U_ASCII_DECODER/RESULT_reg[4]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 U_ASCII_DECODER/register_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.102ns (41.023%)  route 3.022ns (58.977%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_ASCII_DECODER/CLK
    SLICE_X3Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_ASCII_DECODER/register_in_reg[13]/Q
                         net (fo=6, routed)           1.567     7.349    U_ASCII_DECODER/register_in_reg_n_0_[13]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  U_ASCII_DECODER/RESULT2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.473    U_ASCII_DECODER/RESULT2__6_carry_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.725 r  U_ASCII_DECODER/RESULT2__6_carry/O[0]
                         net (fo=3, routed)           0.665     8.391    U_ASCII_DECODER/RESULT2__6_carry_n_7
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.295     8.686 r  U_ASCII_DECODER/RESULT0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.686    U_ASCII_DECODER/PCIN[2]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.110 r  U_ASCII_DECODER/RESULT0_carry/O[1]
                         net (fo=2, routed)           0.790     9.900    U_ASCII_DECODER/PCIN[3]
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.303    10.203 r  U_ASCII_DECODER/RESULT0__14_carry_i_3/O
                         net (fo=1, routed)           0.000    10.203    U_ASCII_DECODER/RESULT0__14_carry_i_3_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.451 r  U_ASCII_DECODER/RESULT0__14_carry/O[2]
                         net (fo=1, routed)           0.000    10.451    U_ASCII_DECODER/RESULT0[3]
    SLICE_X0Y89          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_ASCII_DECODER/CLK
    SLICE_X0Y89          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    U_ASCII_DECODER/RESULT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 U_RECEIVER/RDM_Out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/RDB_Out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.090ns (26.327%)  route 3.050ns (73.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_RECEIVER/CLK
    SLICE_X4Y96          FDCE                                         r  U_RECEIVER/RDM_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  U_RECEIVER/RDM_Out_reg[7]/Q
                         net (fo=4, routed)           1.164     6.910    U_RECEIVER/RDM_Out[7]
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.299     7.209 r  U_RECEIVER/RDB_Out[10]_i_4/O
                         net (fo=2, routed)           0.728     7.937    U_RECEIVER/RDB_Out[10]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.124     8.061 f  U_RECEIVER/RDB_Out[10]_i_11/O
                         net (fo=1, routed)           0.573     8.634    U_RECEIVER/RDB_Out[10]_i_11_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.124     8.758 r  U_RECEIVER/RDB_Out[10]_i_3/O
                         net (fo=1, routed)           0.585     9.343    U_RECEIVER/RDB_Out[10]_i_3_n_0
    SLICE_X4Y95          LUT4 (Prop_lut4_I0_O)        0.124     9.467 r  U_RECEIVER/RDB_Out[10]_i_2/O
                         net (fo=1, routed)           0.000     9.467    U_RECEIVER/RDB_Out[10]
    SLICE_X4Y95          FDCE                                         r  U_RECEIVER/RDB_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_RECEIVER/CLK
    SLICE_X4Y95          FDCE                                         r  U_RECEIVER/RDB_Out_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029    15.295    U_RECEIVER/RDB_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 U_ASCII_DECODER/register_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.354ns (34.661%)  route 2.552ns (65.339%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.724     5.327    U_ASCII_DECODER/CLK
    SLICE_X3Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_ASCII_DECODER/register_in_reg[13]/Q
                         net (fo=6, routed)           1.567     7.349    U_ASCII_DECODER/register_in_reg_n_0_[13]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.473 r  U_ASCII_DECODER/RESULT2__6_carry_i_7/O
                         net (fo=1, routed)           0.000     7.473    U_ASCII_DECODER/RESULT2__6_carry_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.725 r  U_ASCII_DECODER/RESULT2__6_carry/O[0]
                         net (fo=3, routed)           0.986     8.711    U_ASCII_DECODER/RESULT2__6_carry_n_7
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.295     9.006 r  U_ASCII_DECODER/RESULT0__14_carry_i_4/O
                         net (fo=1, routed)           0.000     9.006    U_ASCII_DECODER/RESULT0__14_carry_i_4_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.233 r  U_ASCII_DECODER/RESULT0__14_carry/O[1]
                         net (fo=1, routed)           0.000     9.233    U_ASCII_DECODER/RESULT0[2]
    SLICE_X0Y89          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.603    15.026    U_ASCII_DECODER/CLK
    SLICE_X0Y89          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    U_ASCII_DECODER/RESULT_reg[2]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 U_RECEIVER/dato_rx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/register_in_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.704ns (21.891%)  route 2.512ns (78.109%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.326    U_RECEIVER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  U_RECEIVER/dato_rx_reg[1]/Q
                         net (fo=2, routed)           0.880     6.662    U_ASCII_DECODER/Q[1]
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.124     6.786 f  U_ASCII_DECODER//register_in[23]_i_2/O
                         net (fo=1, routed)           0.674     7.460    U_ASCII_DECODER//register_in[23]_i_2_n_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I2_O)        0.124     7.584 r  U_ASCII_DECODER//register_in[23]_i_1/O
                         net (fo=24, routed)          0.958     8.542    U_ASCII_DECODER/register_in
    SLICE_X1Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.604    15.027    U_ASCII_DECODER/CLK
    SLICE_X1Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[8]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y92          FDRE (Setup_fdre_C_CE)      -0.205    15.045    U_ASCII_DECODER/register_in_reg[8]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 U_RECEIVER/RDB_Out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/error_recep_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.828ns (26.086%)  route 2.346ns (73.914%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.326    U_RECEIVER/CLK
    SLICE_X5Y91          FDCE                                         r  U_RECEIVER/RDB_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  U_RECEIVER/RDB_Out_reg[8]/Q
                         net (fo=3, routed)           0.833     6.615    U_RECEIVER/RDB_Out_reg_n_0_[8]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124     6.739 r  U_RECEIVER/FSM_sequential_STD_Act[2]_i_4/O
                         net (fo=1, routed)           0.593     7.332    U_RECEIVER/FSM_sequential_STD_Act[2]_i_4_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.456 f  U_RECEIVER/FSM_sequential_STD_Act[2]_i_2/O
                         net (fo=5, routed)           0.446     7.902    U_RECEIVER/Val_Out
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.124     8.026 r  U_RECEIVER/error_recep_i_1/O
                         net (fo=1, routed)           0.474     8.500    U_RECEIVER/error_recep_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  U_RECEIVER/error_recep_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.601    15.024    U_RECEIVER/CLK
    SLICE_X5Y90          FDRE                                         r  U_RECEIVER/error_recep_reg/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y90          FDRE (Setup_fdre_C_CE)      -0.205    15.059    U_RECEIVER/error_recep_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.576ns  (required time - arrival time)
  Source:                 U_RECEIVER/RDB_Out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/FSM_sequential_STD_Act_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.952ns (27.672%)  route 2.488ns (72.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.723     5.326    U_RECEIVER/CLK
    SLICE_X5Y91          FDCE                                         r  U_RECEIVER/RDB_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  U_RECEIVER/RDB_Out_reg[8]/Q
                         net (fo=3, routed)           0.833     6.615    U_RECEIVER/RDB_Out_reg_n_0_[8]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124     6.739 r  U_RECEIVER/FSM_sequential_STD_Act[2]_i_4/O
                         net (fo=1, routed)           0.593     7.332    U_RECEIVER/FSM_sequential_STD_Act[2]_i_4_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.124     7.456 f  U_RECEIVER/FSM_sequential_STD_Act[2]_i_2/O
                         net (fo=5, routed)           0.360     7.816    U_RECEIVER/Val_Out
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  U_RECEIVER/FSM_sequential_STD_Act[2]_i_3/O
                         net (fo=3, routed)           0.702     8.642    U_RECEIVER/FSM_sequential_STD_Act[2]_i_3_n_0
    SLICE_X6Y92          LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  U_RECEIVER/FSM_sequential_STD_Act[1]_i_1/O
                         net (fo=1, routed)           0.000     8.766    U_RECEIVER/FSM_sequential_STD_Act[1]_i_1_n_0
    SLICE_X6Y92          FDCE                                         r  U_RECEIVER/FSM_sequential_STD_Act_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.602    15.025    U_RECEIVER/CLK
    SLICE_X6Y92          FDCE                                         r  U_RECEIVER/FSM_sequential_STD_Act_reg[1]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.077    15.342    U_RECEIVER/FSM_sequential_STD_Act_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  6.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_ASCII_DECODER/register_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/register_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.192%)  route 0.101ns (41.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.522    U_ASCII_DECODER/CLK
    SLICE_X3Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_ASCII_DECODER/register_in_reg[6]/Q
                         net (fo=4, routed)           0.101     1.765    U_ASCII_DECODER/register_in_reg_n_0_[6]
    SLICE_X2Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    U_ASCII_DECODER/CLK
    SLICE_X2Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[14]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.083     1.618    U_ASCII_DECODER/register_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    U_RECEIVER/CLK
    SLICE_X5Y91          FDCE                                         r  U_RECEIVER/RDB_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_RECEIVER/RDB_Out_reg[8]/Q
                         net (fo=3, routed)           0.122     1.784    U_RECEIVER/RDB_Out_reg_n_0_[8]
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    U_RECEIVER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[7]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.076     1.610    U_RECEIVER/dato_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/register_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.604     1.523    U_RECEIVER/CLK
    SLICE_X3Y93          FDCE                                         r  U_RECEIVER/dato_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_RECEIVER/dato_rx_reg[0]/Q
                         net (fo=1, routed)           0.110     1.774    U_ASCII_DECODER/Q[0]
    SLICE_X2Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    U_ASCII_DECODER/CLK
    SLICE_X2Y92          FDRE                                         r  U_ASCII_DECODER/register_in_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.059     1.597    U_ASCII_DECODER/register_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_RECEIVER/dato_rx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/register_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.393%)  route 0.163ns (53.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    U_RECEIVER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_RECEIVER/dato_rx_reg[1]/Q
                         net (fo=2, routed)           0.163     1.825    U_ASCII_DECODER/Q[1]
    SLICE_X2Y91          FDRE                                         r  U_ASCII_DECODER/register_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    U_ASCII_DECODER/CLK
    SLICE_X2Y91          FDRE                                         r  U_ASCII_DECODER/register_in_reg[1]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.083     1.644    U_ASCII_DECODER/register_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.113%)  route 0.135ns (48.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.602     1.521    U_RECEIVER/CLK
    SLICE_X4Y90          FDCE                                         r  U_RECEIVER/RDB_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_RECEIVER/RDB_Out_reg[7]/Q
                         net (fo=3, routed)           0.135     1.797    U_RECEIVER/p_1_in
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    U_RECEIVER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[6]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.071     1.608    U_RECEIVER/dato_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_RECEIVER/RDB_Out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/dato_rx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.522    U_RECEIVER/CLK
    SLICE_X3Y90          FDCE                                         r  U_RECEIVER/RDB_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_RECEIVER/RDB_Out_reg[3]/Q
                         net (fo=3, routed)           0.140     1.803    U_RECEIVER/p_5_in
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.873     2.038    U_RECEIVER/CLK
    SLICE_X4Y91          FDCE                                         r  U_RECEIVER/dato_rx_reg[2]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.047     1.605    U_RECEIVER/dato_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_RECEIVER/PR_Cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/PR_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.597     1.516    U_RECEIVER/CLK
    SLICE_X5Y106         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  U_RECEIVER/PR_Cnt_reg[2]/Q
                         net (fo=5, routed)           0.131     1.788    U_RECEIVER/PR_Cnt_reg_n_0_[2]
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.045     1.833 r  U_RECEIVER/PR_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_RECEIVER/PR_Cnt[0]_i_1_n_0
    SLICE_X4Y105         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.867     2.033    U_RECEIVER/CLK
    SLICE_X4Y105         FDCE                                         r  U_RECEIVER/PR_Cnt_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y105         FDCE (Hold_fdce_C_D)         0.091     1.623    U_RECEIVER/PR_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_ASCII_DECODER/register_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/register_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.522    U_ASCII_DECODER/CLK
    SLICE_X0Y91          FDRE                                         r  U_ASCII_DECODER/register_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_ASCII_DECODER/register_in_reg[7]/Q
                         net (fo=4, routed)           0.150     1.813    U_ASCII_DECODER/register_in_reg_n_0_[7]
    SLICE_X0Y91          FDRE                                         r  U_ASCII_DECODER/register_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    U_ASCII_DECODER/CLK
    SLICE_X0Y91          FDRE                                         r  U_ASCII_DECODER/register_in_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070     1.592    U_ASCII_DECODER/register_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_ASCII_DECODER/register_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ASCII_DECODER/RESULT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.724%)  route 0.124ns (37.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.522    U_ASCII_DECODER/CLK
    SLICE_X2Y91          FDRE                                         r  U_ASCII_DECODER/register_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  U_ASCII_DECODER/register_in_reg[1]/Q
                         net (fo=6, routed)           0.124     1.811    U_ASCII_DECODER/register_in_reg_n_0_[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.045     1.856 r  U_ASCII_DECODER/RESULT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_ASCII_DECODER/RESULT0[1]
    SLICE_X0Y92          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.876     2.041    U_ASCII_DECODER/CLK
    SLICE_X0Y92          FDRE                                         r  U_ASCII_DECODER/RESULT_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092     1.630    U_ASCII_DECODER/RESULT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_RECEIVER/CntM_FC_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER/CntM_FC_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.603     1.522    U_RECEIVER/CLK
    SLICE_X7Y93          FDCE                                         r  U_RECEIVER/CntM_FC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_RECEIVER/CntM_FC_reg/Q
                         net (fo=3, routed)           0.133     1.797    U_RECEIVER/CntM_FC_reg_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  U_RECEIVER/CntM_FC_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_RECEIVER/CntM_FC_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  U_RECEIVER/CntM_FC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.874     2.039    U_RECEIVER/CLK
    SLICE_X7Y93          FDCE                                         r  U_RECEIVER/CntM_FC_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.092     1.614    U_RECEIVER/CntM_FC_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     U_ASCII_DECODER/RESULT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_ASCII_DECODER/RESULT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     U_ASCII_DECODER/register_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     U_ASCII_DECODER/register_in_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     U_ASCII_DECODER/register_in_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     U_ASCII_DECODER/register_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_ASCII_DECODER/RESULT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_ASCII_DECODER/register_in_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_ASCII_DECODER/register_in_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     U_RECEIVER/CntB_FC_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_RECEIVER/CntM_Cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_RECEIVER/CntM_Cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_RECEIVER/CntM_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     U_ASCII_DECODER/RESULT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_ASCII_DECODER/RESULT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_ASCII_DECODER/RESULT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     U_ASCII_DECODER/RESULT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     U_ASCII_DECODER/register_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     U_ASCII_DECODER/register_in_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     U_ASCII_DECODER/register_in_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     U_ASCII_DECODER/register_in_reg[12]/C



