#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec  7 19:32:36 2019
# Process ID: 18978
# Current directory: /home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.runs/synth_1
# Command line: vivado -log mips.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips.tcl
# Log file: /home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.runs/synth_1/mips.vds
# Journal file: /home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mips.tcl -notrace
Command: synth_design -top mips -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19026 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.859 ; gain = 165.535 ; free physical = 142 ; free virtual = 13728
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at '/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:16' bound to instance 'controle' of component 'control_unit' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/mips.vhd:35]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:39]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:39]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:9' bound to instance 'data_path' of component 'datapath' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/mips.vhd:57]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:33]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:68]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:80]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:96]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:107]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:130]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'datapath' (2#1) [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:33]
INFO: [Synth 8-3491] module 'memoria' declared at '/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:9' bound to instance 'memory' of component 'memoria' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/mips.vhd:81]
INFO: [Synth 8-638] synthesizing module 'memoria' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:19]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:25]
WARNING: [Synth 8-614] signal 'wmem' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:25]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:25]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:25]
WARNING: [Synth 8-614] signal 'mem_in' is read in the process but is not in the sensitivity list [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'memoria' (3#1) [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mips' (4#1) [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/mips.vhd:13]
WARNING: [Synth 8-3331] design memoria has unconnected port clk
WARNING: [Synth 8-3331] design datapath has unconnected port wmem
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1640.609 ; gain = 231.285 ; free physical = 211 ; free virtual = 13718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1658.422 ; gain = 249.098 ; free physical = 217 ; free virtual = 13724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1666.426 ; gain = 257.102 ; free physical = 217 ; free virtual = 13724
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'jose_reg' in module 'control_unit'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'hlt_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:127]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 inicial |              0000000000000000001 |                            00000
                  busca1 |              0000000000000000010 |                            00001
              decodifica |              0000000000000000100 |                            00010
                   load1 |              0000000000000001000 |                            00011
                   load2 |              0000000000000010000 |                            00100
                  store1 |              0000000000000100000 |                            00101
                  store2 |              0000000000001000000 |                            00110
                    add1 |              0000000000010000000 |                            00111
                    add2 |              0000000000100000000 |                            01000
                    add3 |              0000000001000000000 |                            01001
                    sub1 |              0000000010000000000 |                            01010
                    sub2 |              0000000100000000000 |                            01011
                    sub3 |              0000001000000000000 |                            01100
                    jmp1 |              0000010000000000000 |                            01101
                    jmp2 |              0000100000000000000 |                            01110
                     bz1 |              0001000000000000000 |                            01111
                     bz2 |              0010000000000000000 |                            10000
                     bz3 |              0100000000000000000 |                            10001
                    halt |              1000000000000000000 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jose_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'muxpc_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'pcenable_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'pcinc_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'muxmem_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'wri_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:133]
WARNING: [Synth 8-327] inferring latch for variable 'memreg_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:135]
WARNING: [Synth 8-327] inferring latch for variable 'rx_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:136]
WARNING: [Synth 8-327] inferring latch for variable 'muxula_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'ulaop_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:138]
WARNING: [Synth 8-327] inferring latch for variable 'wulaout_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:139]
WARNING: [Synth 8-327] inferring latch for variable 'mumwmem_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/control_unit.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'ula_out_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'reg_out_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'muxula_out_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/datapath.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'mem_out_reg' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[32]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[33]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[34]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[35]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[36]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[37]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[38]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[39]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[40]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[41]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[42]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[43]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[44]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[45]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[46]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[47]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[48]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[49]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[50]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[51]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[52]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[53]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[54]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[55]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[56]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[57]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[58]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[59]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[60]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[61]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[62]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[63]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[64]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[65]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[66]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[67]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[68]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[69]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[70]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[71]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[72]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[73]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[74]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[75]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[76]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[77]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[78]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[79]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[80]' [/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.srcs/sources_1/new/memoria.vhd:29]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.191 ; gain = 395.867 ; free physical = 139 ; free virtual = 13511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
+---Muxes : 
	  19 Input     19 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 385   
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input     19 Bit        Muxes := 1     
	   8 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 19    
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module memoria 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 382   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design memoria has unconnected port clk
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controle/mumwmem_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controle/muxula_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controle/ulaop_reg[1] )
WARNING: [Synth 8-3332] Sequential element (controle/muxula_reg[1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (controle/ulaop_reg[1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (controle/mumwmem_reg) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/ula_out_reg[0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (data_path/reg_out_reg[0]) is unused and will be removed from module mips.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 237 ; free virtual = 13448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 253 ; free virtual = 13464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 259 ; free virtual = 13470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 259 ; free virtual = 13470
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 259 ; free virtual = 13470
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 259 ; free virtual = 13470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 259 ; free virtual = 13470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 261 ; free virtual = 13472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 261 ; free virtual = 13472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |    32|
|5     |LUT3   |   158|
|6     |LUT4   |   542|
|7     |LUT5   |  1215|
|8     |LUT6   |  1724|
|9     |MUXF7  |   544|
|10    |MUXF8  |   272|
|11    |FDCE   |   103|
|12    |FDPE   |     1|
|13    |FDRE   |    32|
|14    |LD     |  1760|
|15    |LDC    |   307|
|16    |LDP    |    29|
|17    |IBUF   |     2|
|18    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |  6731|
|2     |  controle  |control_unit |    58|
|3     |  data_path |datapath     |  2684|
|4     |  memory    |memoria      |  3984|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 261 ; free virtual = 13472
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 325 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.074 ; gain = 523.750 ; free physical = 261 ; free virtual = 13472
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1933.082 ; gain = 523.750 ; free physical = 261 ; free virtual = 13472
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.086 ; gain = 0.000 ; free physical = 182 ; free virtual = 13412
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2096 instances were transformed.
  LD => LDCE: 1760 instances
  LDC => LDCE: 291 instances
  LDC => LDCE (inverted pins: G): 16 instances
  LDP => LDPE: 29 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1957.086 ; gain = 566.758 ; free physical = 282 ; free virtual = 13513
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.086 ; gain = 0.000 ; free physical = 283 ; free virtual = 13513
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Documentos/Estudos/Vivado/Mips-Sonecav4/Mips-Soneca.runs/synth_1/mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_utilization_synth.rpt -pb mips_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 19:33:33 2019...
