\hypertarget{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields}{}\section{\+\_\+hw\+\_\+mcg\+\_\+c8\+:\+:\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields Struct Reference}
\label{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields}\index{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a71cb799e69d12b5ae9274085058dd583}{L\+O\+C\+S1}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a0eafe2cf15afaf73c05251d50ac13985}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 4
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a03fe41444ab35aa53616c052d1e7375f}{C\+M\+E1}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a15f7c1bd85c29c1bc83cb6904dce68bc}{L\+O\+L\+RE}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a7c95cb944c9cc5303bc7ba003741d664}{L\+O\+C\+R\+E1}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}!C\+M\+E1@{C\+M\+E1}}
\index{C\+M\+E1@{C\+M\+E1}!\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+M\+E1}{CME1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields\+::\+C\+M\+E1}\hypertarget{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a03fe41444ab35aa53616c052d1e7375f}{}\label{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a03fe41444ab35aa53616c052d1e7375f}
\mbox{[}5\mbox{]} Clock Monitor Enable1 \index{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}!L\+O\+C\+R\+E1@{L\+O\+C\+R\+E1}}
\index{L\+O\+C\+R\+E1@{L\+O\+C\+R\+E1}!\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+O\+C\+R\+E1}{LOCRE1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields\+::\+L\+O\+C\+R\+E1}\hypertarget{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a7c95cb944c9cc5303bc7ba003741d664}{}\label{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a7c95cb944c9cc5303bc7ba003741d664}
\mbox{[}7\mbox{]} Loss of Clock Reset Enable \index{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}!L\+O\+C\+S1@{L\+O\+C\+S1}}
\index{L\+O\+C\+S1@{L\+O\+C\+S1}!\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+O\+C\+S1}{LOCS1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields\+::\+L\+O\+C\+S1}\hypertarget{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a71cb799e69d12b5ae9274085058dd583}{}\label{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a71cb799e69d12b5ae9274085058dd583}
\mbox{[}0\mbox{]} R\+TC Loss of Clock Status \index{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}!L\+O\+L\+RE@{L\+O\+L\+RE}}
\index{L\+O\+L\+RE@{L\+O\+L\+RE}!\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+O\+L\+RE}{LOLRE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields\+::\+L\+O\+L\+RE}\hypertarget{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a15f7c1bd85c29c1bc83cb6904dce68bc}{}\label{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a15f7c1bd85c29c1bc83cb6904dce68bc}
\mbox{[}6\mbox{]} P\+LL Loss of Lock Reset Enable \index{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields@{\+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+mcg\+\_\+c8\+::\+\_\+hw\+\_\+mcg\+\_\+c8\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a0eafe2cf15afaf73c05251d50ac13985}{}\label{struct__hw__mcg__c8_1_1__hw__mcg__c8__bitfields_a0eafe2cf15afaf73c05251d50ac13985}
\mbox{[}4\+:1\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
