#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 24 14:33:00 2019
# Process ID: 5640
# Current directory: D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/2019_FPGA_Design/Lab00/Lab00_prj/Lab00_prj.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul 24 14:33:03 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 24 14:33:03 2019...
