Return-Path: <linux-clk+bounces-21704-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id 25F51AB28B2
	for <lists+linux-clk@lfdr.de>; Sun, 11 May 2025 15:43:31 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id 3B04D1893F71
	for <lists+linux-clk@lfdr.de>; Sun, 11 May 2025 13:42:47 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id C2ABB2571CC;
	Sun, 11 May 2025 13:41:48 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="d8b2TPAv"
X-Original-To: linux-clk@vger.kernel.org
Received: from mail-pg1-f176.google.com (mail-pg1-f176.google.com [209.85.215.176])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3A5232571A7
	for <linux-clk@vger.kernel.org>; Sun, 11 May 2025 13:41:47 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.176
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1746970908; cv=none; b=JPuuUIZFOuKy3Wn1BcvNa5OtGO03Au1YI4PWPHdgEJArKKNGulDS75KoE8miWBbJt1JWZq8UY0IsFvybijJ0fARxLrz5STIAELVMY70PNHCAPkMKRkEC87UUaC9NTiHJT66bjkPB6l7/Q7GPfDakxmP9a6k0CFf8XK06eqvdMvE=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1746970908; c=relaxed/simple;
	bh=jCfuPkwpFJl2q7jmzk6VEllmsuHOcm1t3a2xapvV24I=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=lnnXspDQA50PQ4bMdKuvcLEK1wt8jO0GyF5oVtQeA26Koze7oaPzu8zEBckRu46asZGIaWfRRXOmqGpFFjjPxNs+586+mGQOaH0W6EkKw1VVgUxeAyNoMaDZELFuwuRA/Mqi31hNvCBeWEOYsMHDKKM65aUZQjCRTEwIF0o0bUs=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=d8b2TPAv; arc=none smtp.client-ip=209.85.215.176
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com
Received: by mail-pg1-f176.google.com with SMTP id 41be03b00d2f7-b2325c56ebdso2576614a12.1
        for <linux-clk@vger.kernel.org>; Sun, 11 May 2025 06:41:47 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=ventanamicro.com; s=google; t=1746970906; x=1747575706; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=yU/DNAxy6LD72V0mVtTg/UEQNRHKlif24WvYR5Aku8k=;
        b=d8b2TPAvL465YCgfSXVakf856Epz1zsSezGXh16CpRt1uxoJbhb5/RwS4CbrkcWRDB
         AMTB3uOb+ysk6i/IcT7rrfIMWnFKkD9x5ZYHekJxq6VV/CHzndpOULDlr4cdRQMin7iP
         aD5+TLI1O0m/FMk2qYpIYE6qK9RaH3Pqrjj4GDvX9dXFw9YOSzgBD6ql8DlC0WLSOrVM
         JnQI6nk/hqsJbQRhu2Oy/m4JowkggUhO4rhRZAeUoCwFLcLdCnDPyVVKauCV5OPFpkVE
         72jQSVFd5V5i8O79aO68seLwB3G/L0cPZu6zH5mH1mKYVM4r9KzAhDwrCw0XSbNzr5UR
         aQJw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1746970906; x=1747575706;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=yU/DNAxy6LD72V0mVtTg/UEQNRHKlif24WvYR5Aku8k=;
        b=W0NDAzR3YhfY06dL1tAyQW2GzyK4aZutxEu59SvDjchHcUnmsHzPQQ144sp+dWW9bp
         fz6Kgz8zWm/YIvsfmTCx7nngvzDIN2w3ANS6hSgwTli6JmhmRnAhDgfTgMNzqunnIFIY
         nSipkOFHbGT31FDfdCbe16nXQJtygJWWzk1kebiV8otnnQzqdxwUs4jxh9Fc1ecs1MBn
         h72ZDElNz0NXtwaYKiov7Im7s+SlmDYSKlktSP1/RL6Z97H8HOlxCTf+TS2jUO2VfaOT
         BGjTN2isy2BZj8JfRjKiBGhLllflDx1G/rbFd8Wl40Caa3KNf8lLnw+HpDUwFvowyXBJ
         mskw==
X-Forwarded-Encrypted: i=1; AJvYcCW9m/freG9320ClvzMiXNwuhxD5D8PHYVTPHhRGjZcPJhe75ht4ai3rdw5mOBon+7WYUv1YItlWns0=@vger.kernel.org
X-Gm-Message-State: AOJu0YyDjocFhR5MOkxD+DtyJ0SIBXVilStyyuqMT2xTgLoy9CDJX3vC
	rXc5Qya/fgCzaQhFf+NHrebaUBdHMtPHp1TLx+fwc7QRiiJF2OJuG6HIpLzqrC8=
X-Gm-Gg: ASbGncsDyjed6vzEFQQezcL4m/Qkw/37xN0vv0Fd0gGCegNkaDKrzzqbKybLl4XbBWw
	qcPtSGMY5Xn7qzzA6HD8qwlgtMDqR7qioSlO2i9tm4/9WEwG4R3PaPPdTbpv6lHJa4O2qXNGAAz
	kH6vg+UJ4qERlFkHcQf55Zu1LY625DPJom+MEkMxLwX+lsxg24HHQMM9dKFE68ojcbPh5vEEoLv
	5RBSe5R9IH8o0vyi9Woqf/oObaMiEA2TU/iG5xx3xw6Pq5z+qPZL5mvcgYTnbM6Vp7zlBIhATJe
	lrzfntsH+gxyK36J+VruySG8GuqvC7kF1xM7V7bL44SpNyZ18KQLVPtgoyYmR8ZlSu1w9DPEo48
	ChQxMq4XFAiZ8ZQ==
X-Google-Smtp-Source: AGHT+IEBohvepS89G2D6nGzfwIv2tEC45ULnZjbOGIjpp3b+t/Iny3a9MgChCV/InRq66ah2kQHc+Q==
X-Received: by 2002:a17:902:da2d:b0:215:a179:14ca with SMTP id d9443c01a7336-22fc8b0023cmr119115105ad.2.1746970906337;
        Sun, 11 May 2025 06:41:46 -0700 (PDT)
Received: from anup-ubuntu-vm.localdomain ([122.171.17.86])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-22fc754785bsm46665805ad.20.2025.05.11.06.41.37
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 11 May 2025 06:41:45 -0700 (PDT)
From: Anup Patel <apatel@ventanamicro.com>
To: Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@kernel.org>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Jassi Brar <jassisinghbrar@gmail.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	"Rafael J . Wysocki" <rafael@kernel.org>,
	Mika Westerberg <mika.westerberg@linux.intel.com>,
	Andy Shevchenko <andriy.shevchenko@linux.intel.com>,
	Linus Walleij <linus.walleij@linaro.org>,
	Bartosz Golaszewski <brgl@bgdev.pl>,
	=?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= <ukleinek@kernel.org>
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Len Brown <lenb@kernel.org>,
	Sunil V L <sunilvl@ventanamicro.com>,
	Rahul Pathak <rpathak@ventanamicro.com>,
	Leyfoon Tan <leyfoon.tan@starfivetech.com>,
	Atish Patra <atish.patra@linux.dev>,
	Andrew Jones <ajones@ventanamicro.com>,
	Samuel Holland <samuel.holland@sifive.com>,
	Anup Patel <anup@brainfault.org>,
	linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	linux-kernel@vger.kernel.org,
	Anup Patel <apatel@ventanamicro.com>
Subject: [PATCH v3 12/23] dt-bindings: Add RPMI system MSI interrupt controller bindings
Date: Sun, 11 May 2025 19:09:28 +0530
Message-ID: <20250511133939.801777-13-apatel@ventanamicro.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20250511133939.801777-1-apatel@ventanamicro.com>
References: <20250511133939.801777-1-apatel@ventanamicro.com>
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

Add device tree bindings for the RPMI system MSI service group
based interrupt controller for the supervisor software.

The RPMI system MSI service group is defined by the RISC-V
platform management interface (RPMI) specification.

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
---
 .../riscv,rpmi-system-msi.yaml                | 74 +++++++++++++++++++
 1 file changed, 74 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml

diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml b/Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml
new file mode 100644
index 000000000000..ac13cec0666e
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,rpmi-system-msi.yaml
@@ -0,0 +1,74 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interrupt-controller/riscv,rpmi-system-msi.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: RISC-V RPMI system MSI service group based interrupt controller
+
+maintainers:
+  - Anup Patel <anup@brainfault.org>
+
+description: |
+  The RISC-V Platform Management Interface (RPMI) [1] defines a
+  messaging protocol which is modular and extensible. The supervisor
+  software can send/receive RPMI messages via SBI MPXY extension [2]
+  or some dedicated supervisor-mode RPMI transport.
+
+  The RPMI specification [1] defines system MSI service group which
+  allow application processors to receive MSIs upon system events
+  such as P2A doorbell, graceful shutdown/reboot request, CPU hotplug
+  event, memory hotplug event, etc from the platform microcontroller.
+  The supervisor software can access RPMI system MSI service group via
+  SBI MPXY channel or some dedicated supervisor-mode RPMI transport.
+
+  ===========================================
+  References
+  ===========================================
+
+  [1] RISC-V Platform Management Interface (RPMI)
+      https://github.com/riscv-non-isa/riscv-rpmi/releases
+
+  [2] RISC-V Supervisor Binary Interface (SBI)
+      https://github.com/riscv-non-isa/riscv-sbi-doc/releases
+
+allOf:
+  - $ref: /schemas/interrupt-controller.yaml#
+
+properties:
+  compatible:
+    description:
+      Intended for use by the supervisor software.
+    const: riscv,rpmi-system-msi
+
+  mboxes:
+    maxItems: 1
+    description:
+      Mailbox channel of the underlying RPMI transport or SBI message proxy channel.
+
+  msi-parent: true
+
+  interrupt-controller: true
+
+  "#interrupt-cells":
+    const: 1
+
+required:
+  - compatible
+  - mboxes
+  - msi-parent
+  - interrupt-controller
+  - "#interrupt-cells"
+
+additionalProperties: false
+
+examples:
+  - |
+    interrupt-controller {
+        compatible = "riscv,rpmi-system-msi";
+        mboxes = <&mpxy_mbox 0x2000 0x0>;
+        msi-parent = <&imsic_slevel>;
+        interrupt-controller;
+        #interrupt-cells = <1>;
+    };
+...
-- 
2.43.0


