/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/canfd_v1_0_10
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap canfd_v1_0_10 /home/feilong/Storages/fpga/000_vivado_sim_linux32/canfd_v1_0_10
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work canfd_v1_0_10 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/canfd_v1_0_10/.cxl.verilog.canfd_v1_0_10.canfd_v1_0_10.lin64.cmf
