# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst --timing --build --main --exe --top-module co_sim_ram_true_reg_addr_dp_1024x32_verilator -I../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb -y ../../.././rtl +libext+.v +libext+.sv +1364-2001ext+.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v"
S  22286176 27274092  1707627935   541522911  1693377472           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator_bin"
S      4926 27275321  1707627934   471451272  1693377472           0 "/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/verilator/include/verilated_std.sv"
S       576 31125889  1707739826   443036006  1707739544           0 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./rtl/ram_true_reg_addr_dp_1024x32_verilator.v"
S      4215 31125888  1707739826   437088319  1707739544           0 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v"
T      7023 31124509  1707739875   519401539  1707739875   519401539 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator.cpp"
T      3338 31124508  1707739875   516752317  1707739875   516752317 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator.h"
T      2227 31125146  1707739875   664765930  1707739875   664765930 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator.mk"
T      1950 31125138  1707739875   510842065  1707739875   510842065 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Syms.cpp"
T      1821 31125139  1707739875   513932683  1707739875   513932683 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Syms.h"
T      4011 31125143  1707739875   656949288  1707739875   656949288 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Trace__0.cpp"
T      7089 31123777  1707739875   653238199  1707739875   653238199 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__Trace__0__Slow.cpp"
T      2303 31125140  1707739875   522022265  1707739875   522022265 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root.h"
T      1998 31125465  1707739875   641199789  1707739875   641199789 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_h77baf99e__0.cpp"
T       959 31124511  1707739875   527465698  1707739875   527465698 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_h77baf99e__0__Slow.cpp"
T     25185 31125142  1707739875   650041701  1707739875   650041701 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_hb3da9746__0.cpp"
T      5724 31125141  1707739875   530010436  1707739875   530010436 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__DepSet_hb3da9746__0__Slow.cpp"
T      1226 31124510  1707739875   524739651  1707739875   524739651 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator___024root__Slow.cpp"
T      1117 31125144  1707739875   659557722  1707739875   659557722 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__main.cpp"
T      1820 31125147  1707739875   667318770  1707739875   667318770 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__ver.d"
T         0        0  1707739875   669711534  1707739875   669711534 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator__verFiles.dat"
T      2178 31125145  1707739875   662136543  1707739875   662136543 "obj_dir/Vco_sim_ram_true_reg_addr_dp_1024x32_verilator_classes.mk"
