# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:08 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] \
 outs_valid index index_valid

.latch       n124 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n129 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n134 control.tehb.dataReg  0
.latch       n139 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n75
01 1
.names control.tehb.control.fullReg new_n75 ins_ready[1]
01 1
.names ins_valid[0] new_n75 new_n77
00 1
.names ins_valid[2] new_n77 new_n78
11 1
.names control.tehb.control.fullReg new_n78 ins_ready[2]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n80
11 1
.names ins_ready[1] new_n80 index
00 0
.names ins[0] index new_n82
10 1
.names ins[12] index new_n83
11 1
.names new_n82 new_n83 outs[0]
00 0
.names ins[1] index new_n85
10 1
.names ins[13] index new_n86
11 1
.names new_n85 new_n86 outs[1]
00 0
.names ins[2] index new_n88
10 1
.names ins[14] index new_n89
11 1
.names new_n88 new_n89 outs[2]
00 0
.names ins[3] index new_n91
10 1
.names ins[15] index new_n92
11 1
.names new_n91 new_n92 outs[3]
00 0
.names ins[4] index new_n94
10 1
.names ins[16] index new_n95
11 1
.names new_n94 new_n95 outs[4]
00 0
.names ins[5] index new_n97
10 1
.names ins[17] index new_n98
11 1
.names new_n97 new_n98 outs[5]
00 0
.names ins[6] index new_n100
10 1
.names ins[18] index new_n101
11 1
.names new_n100 new_n101 outs[6]
00 0
.names ins[7] index new_n103
10 1
.names ins[19] index new_n104
11 1
.names new_n103 new_n104 outs[7]
00 0
.names ins[20] index new_n106
11 1
.names ins[8] index new_n107
10 1
.names new_n106 new_n107 outs[8]
00 0
.names ins[21] index new_n109
11 1
.names ins[9] index new_n110
10 1
.names new_n109 new_n110 outs[9]
00 0
.names ins[22] index new_n112
11 1
.names ins[10] index new_n113
10 1
.names new_n112 new_n113 outs[10]
00 0
.names ins[23] index new_n115
11 1
.names ins[11] index new_n116
10 1
.names new_n115 new_n116 outs[11]
00 0
.names new_n77 new_n78 new_n118
00 1
.names new_n78 new_n118 new_n119
00 1
.names control.tehb.control.fullReg new_n119 new_n120
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n120 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n120 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n123
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n124_1
01 1
.names new_n123 new_n124_1 new_n125
00 1
.names rst new_n125 new_n126
00 1
.names new_n120 new_n126 n139
01 1
.names new_n123 n139 n124
01 0
.names new_n124_1 n139 n129
01 0
.names control.tehb.control.fullReg new_n125 new_n130
00 1
.names new_n119 new_n130 new_n131
01 1
.names control.tehb.dataReg new_n131 new_n132
10 1
.names new_n75 new_n131 new_n133
11 1
.names new_n132 new_n133 new_n134_1
00 1
.names rst new_n134_1 n134
00 1
.end
