Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: One_to_Forut_Demux.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "One_to_Forut_Demux.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "One_to_Forut_Demux"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : One_to_Forut_Demux
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : One_to_Forut_Demux.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Xlinx/Demux/One_to_Forut_Demux.vhd" in Library work.
Entity <One_to_Forut_Demux> compiled.
Entity <One_to_Forut_Demux> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <One_to_Forut_Demux> (Architecture <Behavioral>).
Entity <One_to_Forut_Demux> analyzed. Unit <One_to_Forut_Demux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <One_to_Forut_Demux>.
    Related source file is "D:/Xlinx/Demux/One_to_Forut_Demux.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <A>.
WARNING:Xst:737 - Found 1-bit latch for signal <B>.
WARNING:Xst:737 - Found 1-bit latch for signal <C>.
WARNING:Xst:737 - Found 1-bit latch for signal <D>.
Unit <One_to_Forut_Demux> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 4
 1-bit latch                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 4
 1-bit latch                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '3s500e.nph' in environment D:\Xlinx.

Optimizing unit <One_to_Forut_Demux> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block One_to_Forut_Demux, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : One_to_Forut_Demux.ngr
Top Level Output File Name         : One_to_Forut_Demux
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 6
#      INV                         : 1
#      LUT2                        : 3
#      LUT4_L                      : 2
# FlipFlops/Latches                : 4
#      LDE                         : 3
#      LDE_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       3  out of   4656     0%  
 Number of Slice Flip Flops:             2  out of   9312     0%  
 Number of 4 input LUTs:                 5  out of   9312     0%  
 Number of bonded IOBs:                  7  out of    232     3%  
    IOB Flip Flops: 2
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0013(_n00131:O)                  | NONE(*)(D)             | 2     |
_n0005(_n00051:O)                  | NONE(*)(B)             | 1     |
S1                                 | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.569ns (Maximum Frequency: 389.257MHz)
   Minimum input arrival time before clock: 4.280ns
   Maximum output required time after clock: 4.825ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_n0013'
  Clock period: 2.569ns (frequency: 389.257MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.569ns (Levels of Logic = 1)
  Source:            D (LATCH)
  Destination:       D (LATCH)
  Source Clock:      _n0013 falling
  Destination Clock: _n0013 falling

  Data Path: D to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.881  D (D_OBUF)
     LUT4_L:I3->LO         1   0.704   0.000  _n00091 (_n0009)
     LDE:D                     0.308          D
    ----------------------------------------
    Total                      2.569ns (1.688ns logic, 0.881ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0013'
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Offset:              4.280ns (Levels of Logic = 2)
  Source:            S1 (PAD)
  Destination:       D (LATCH)
  Destination Clock: _n0013 falling

  Data Path: S1 to D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            6   1.457   1.082  S1_BUFGP (S1_BUFGP)
     LUT2:I1->O            3   0.704   0.907  _n00121 (_n0012)
     LDE:GE                    0.130          C
    ----------------------------------------
    Total                      4.280ns (2.291ns logic, 1.989ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0005'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              4.280ns (Levels of Logic = 2)
  Source:            S1 (PAD)
  Destination:       B (LATCH)
  Destination Clock: _n0005 falling

  Data Path: S1 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O            6   1.457   1.082  S1_BUFGP (S1_BUFGP)
     LUT2:I1->O            3   0.704   0.907  _n00121 (_n0012)
     LDE:GE                    0.130          B
    ----------------------------------------
    Total                      4.280ns (2.291ns logic, 1.989ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.856ns (Levels of Logic = 2)
  Source:            S0 (PAD)
  Destination:       A (LATCH)
  Destination Clock: S1 rising

  Data Path: S0 to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   1.003  S0_IBUF (S0_IBUF)
     INV:I->O              1   0.704   0.801  A__n00011_INV_0 (A__n0001)
     LDE_1:GE                  0.130          A
    ----------------------------------------
    Total                      3.856ns (2.052ns logic, 1.804ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.749ns (Levels of Logic = 1)
  Source:            A (LATCH)
  Destination:       A (PAD)
  Source Clock:      S1 rising

  Data Path: A to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.676   0.801  A (A_OBUF)
     OBUF:I->O                 3.272          A_OBUF (A)
    ----------------------------------------
    Total                      4.749ns (3.948ns logic, 0.801ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0005'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.749ns (Levels of Logic = 1)
  Source:            B (LATCH)
  Destination:       B (PAD)
  Source Clock:      _n0005 falling

  Data Path: B to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.676   0.801  B (B_OBUF)
     OBUF:I->O                 3.272          B_OBUF (B)
    ----------------------------------------
    Total                      4.749ns (3.948ns logic, 0.801ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0013'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.825ns (Levels of Logic = 1)
  Source:            C (LATCH)
  Destination:       C (PAD)
  Source Clock:      _n0013 falling

  Data Path: C to C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.877  C (C_OBUF)
     OBUF:I->O                 3.272          C_OBUF (C)
    ----------------------------------------
    Total                      4.825ns (3.948ns logic, 0.877ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
CPU : 2.49 / 2.74 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 174300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

