// Seed: 1685891848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13 = (1 && id_3);
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri1 id_10
);
  genvar id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  assign id_7 = 1;
endmodule
