============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 00:34:28 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 0000111101110000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=114) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=114) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=114)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=114)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=34,BUS_CTRL_NUM=92,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000,32'sb011001,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100,32'sb01000010,32'sb01010110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1913/28 useful/useless nets, 1014/4 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1618/4 useful/useless nets, 1417/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1602/16 useful/useless nets, 1405/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 397 better
SYN-1014 : Optimize round 2
SYN-1032 : 1289/60 useful/useless nets, 1092/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.122682s wall, 0.906250s user + 0.109375s system = 1.015625s CPU (90.5%)

RUN-1004 : used memory is 140 MB, reserved memory is 106 MB, peak memory is 141 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1325/228 useful/useless nets, 1158/39 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 300 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1754/22 useful/useless nets, 1587/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6844, tnet num: 1754, tinst num: 1586, tnode num: 8656, tedge num: 10368.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1754 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 215 (3.53), #lev = 6 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 214 (3.52), #lev = 6 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 511 instances into 214 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 360 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.038176s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (88.8%)

RUN-1004 : used memory is 145 MB, reserved memory is 110 MB, peak memory is 158 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.334800s wall, 1.890625s user + 0.187500s system = 2.078125s CPU (89.0%)

RUN-1004 : used memory is 145 MB, reserved memory is 110 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1197/28 useful/useless nets, 1009/3 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (247 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1010 instances
RUN-0007 : 332 luts, 488 seqs, 80 mslices, 55 lslices, 19 pads, 31 brams, 0 dsps
RUN-1001 : There are total 1198 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 639 nets have 2 pins
RUN-1001 : 441 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     206     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     276     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1008 instances, 332 luts, 488 seqs, 135 slices, 23 macros(135 instances: 80 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5495, tnet num: 1196, tinst num: 1008, tnode num: 7464, tedge num: 9266.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.275023s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (85.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 289826
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1008.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 186731, overlap = 69.75
PHY-3002 : Step(2): len = 125323, overlap = 69.75
PHY-3002 : Step(3): len = 95352.2, overlap = 69.75
PHY-3002 : Step(4): len = 71482.4, overlap = 69.75
PHY-3002 : Step(5): len = 58042.2, overlap = 69.75
PHY-3002 : Step(6): len = 47644.3, overlap = 69.75
PHY-3002 : Step(7): len = 40490.6, overlap = 69.75
PHY-3002 : Step(8): len = 33954.5, overlap = 69.75
PHY-3002 : Step(9): len = 30088.9, overlap = 69.75
PHY-3002 : Step(10): len = 29295.2, overlap = 69.75
PHY-3002 : Step(11): len = 25070.7, overlap = 69.75
PHY-3002 : Step(12): len = 21127, overlap = 69.75
PHY-3002 : Step(13): len = 19323.6, overlap = 69.75
PHY-3002 : Step(14): len = 18535.2, overlap = 69.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32879e-07
PHY-3002 : Step(15): len = 18305.6, overlap = 65.375
PHY-3002 : Step(16): len = 18861.4, overlap = 63.1875
PHY-3002 : Step(17): len = 19230.2, overlap = 63.1875
PHY-3002 : Step(18): len = 18359.4, overlap = 61.2188
PHY-3002 : Step(19): len = 17618.6, overlap = 61.2188
PHY-3002 : Step(20): len = 17427.9, overlap = 61.3438
PHY-3002 : Step(21): len = 17118.5, overlap = 66.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.65759e-07
PHY-3002 : Step(22): len = 17210.4, overlap = 66.625
PHY-3002 : Step(23): len = 17269.3, overlap = 66.125
PHY-3002 : Step(24): len = 17327.6, overlap = 66.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.73152e-06
PHY-3002 : Step(25): len = 17931.2, overlap = 66.5
PHY-3002 : Step(26): len = 18073, overlap = 66.5
PHY-3002 : Step(27): len = 18328.5, overlap = 62
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.46303e-06
PHY-3002 : Step(28): len = 19024.9, overlap = 52.6875
PHY-3002 : Step(29): len = 19097.9, overlap = 52.6875
PHY-3002 : Step(30): len = 18919.9, overlap = 57.4375
PHY-3002 : Step(31): len = 18877.3, overlap = 57.4375
PHY-3002 : Step(32): len = 18824.8, overlap = 57.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.92607e-06
PHY-3002 : Step(33): len = 18921.1, overlap = 57.4375
PHY-3002 : Step(34): len = 18937.6, overlap = 57.375
PHY-3002 : Step(35): len = 19013.9, overlap = 57.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.38521e-05
PHY-3002 : Step(36): len = 19106.1, overlap = 57.75
PHY-3002 : Step(37): len = 19112.3, overlap = 57.75
PHY-3002 : Step(38): len = 19153.5, overlap = 57.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.77043e-05
PHY-3002 : Step(39): len = 19185.3, overlap = 57.75
PHY-3002 : Step(40): len = 19192.8, overlap = 58
PHY-3002 : Step(41): len = 19267.3, overlap = 53.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010889s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.72765e-05
PHY-3002 : Step(42): len = 24458.7, overlap = 16.6875
PHY-3002 : Step(43): len = 24698.4, overlap = 16.5
PHY-3002 : Step(44): len = 24110.2, overlap = 17.0938
PHY-3002 : Step(45): len = 24298.4, overlap = 17.2812
PHY-3002 : Step(46): len = 24130.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.45531e-05
PHY-3002 : Step(47): len = 23959.1, overlap = 16.6562
PHY-3002 : Step(48): len = 24074.1, overlap = 16.5938
PHY-3002 : Step(49): len = 24276, overlap = 15.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000189106
PHY-3002 : Step(50): len = 23582.9, overlap = 16.375
PHY-3002 : Step(51): len = 23617.8, overlap = 16.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04607e-05
PHY-3002 : Step(52): len = 24164, overlap = 41.9688
PHY-3002 : Step(53): len = 24164, overlap = 41.9688
PHY-3002 : Step(54): len = 23709.1, overlap = 41.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09215e-05
PHY-3002 : Step(55): len = 25142.8, overlap = 31.875
PHY-3002 : Step(56): len = 25296.9, overlap = 31.7812
PHY-3002 : Step(57): len = 24674.8, overlap = 31.2812
PHY-3002 : Step(58): len = 24796.2, overlap = 30.0938
PHY-3002 : Step(59): len = 25180.6, overlap = 27.2812
PHY-3002 : Step(60): len = 25303.6, overlap = 26.1875
PHY-3002 : Step(61): len = 24922.6, overlap = 25.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1843e-05
PHY-3002 : Step(62): len = 24691.5, overlap = 25.1875
PHY-3002 : Step(63): len = 24691.5, overlap = 25.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.36859e-05
PHY-3002 : Step(64): len = 24886.4, overlap = 24.3125
PHY-3002 : Step(65): len = 24886.4, overlap = 24.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000167372
PHY-3002 : Step(66): len = 25204, overlap = 23.75
PHY-3002 : Step(67): len = 25296.9, overlap = 23.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000334744
PHY-3002 : Step(68): len = 25362.7, overlap = 23.25
PHY-3002 : Step(69): len = 25426.3, overlap = 22.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000654328
PHY-3002 : Step(70): len = 25693.1, overlap = 22.6562
PHY-3002 : Step(71): len = 25693.1, overlap = 22.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00124574
PHY-3002 : Step(72): len = 26077.6, overlap = 22.5312
PHY-3002 : Step(73): len = 25972.7, overlap = 22.0312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00249148
PHY-3002 : Step(74): len = 26101.2, overlap = 22.0938
PHY-3002 : Step(75): len = 26101.2, overlap = 22.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5495, tnet num: 1196, tinst num: 1008, tnode num: 7464, tedge num: 9266.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 61.31 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1198.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35384, over cnt = 163(0%), over = 529, worst = 14
PHY-1001 : End global iterations;  0.125528s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.9%)

PHY-1001 : Congestion index: top1 = 29.72, top5 = 17.79, top10 = 11.12, top15 = 7.67.
PHY-1001 : End incremental global routing;  0.272555s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (51.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042261s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (110.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337959s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (55.5%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 743/1198.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35384, over cnt = 163(0%), over = 529, worst = 14
PHY-1002 : len = 38840, over cnt = 118(0%), over = 237, worst = 9
PHY-1002 : len = 39904, over cnt = 53(0%), over = 101, worst = 8
PHY-1002 : len = 41256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.134721s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (34.8%)

PHY-1001 : Congestion index: top1 = 27.78, top5 = 17.92, top10 = 12.03, top15 = 8.54.
OPT-1001 : End congestion update;  0.195270s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (56.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1196 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034244s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.229690s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (61.2%)

OPT-1001 : Current memory(MB): used = 202, reserve = 167, peak = 202.
OPT-1001 : End physical optimization;  0.774563s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (62.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 332 LUT to BLE ...
SYN-4008 : Packed 332 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 373 remaining SEQ's ...
SYN-4005 : Packed 203 SEQ with LUT/SLICE
SYN-4006 : 47 single LUT's are left
SYN-4006 : 170 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 502/790 primitive instances ...
PHY-3001 : End packing;  0.041718s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (149.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 468 instances
RUN-1001 : 207 mslices, 206 lslices, 19 pads, 31 brams, 0 dsps
RUN-1001 : There are total 1084 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 509 nets have 2 pins
RUN-1001 : 453 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 466 instances, 413 slices, 23 macros(135 instances: 80 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 26730.6, Over = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4767, tnet num: 1082, tinst num: 466, tnode num: 6185, tedge num: 8252.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.240501s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (91.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73916e-05
PHY-3002 : Step(76): len = 25938.1, overlap = 33.75
PHY-3002 : Step(77): len = 25956.7, overlap = 33.75
PHY-3002 : Step(78): len = 25909.8, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47831e-05
PHY-3002 : Step(79): len = 26000.8, overlap = 33.25
PHY-3002 : Step(80): len = 26117, overlap = 33.25
PHY-3002 : Step(81): len = 26394.6, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95662e-05
PHY-3002 : Step(82): len = 26893.7, overlap = 30.75
PHY-3002 : Step(83): len = 26893.7, overlap = 30.75
PHY-3002 : Step(84): len = 26800.3, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.152215s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.3%)

PHY-3001 : Trial Legalized: Len = 37582.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000527543
PHY-3002 : Step(85): len = 33104.9, overlap = 7.25
PHY-3002 : Step(86): len = 32105.7, overlap = 12
PHY-3002 : Step(87): len = 30529.3, overlap = 16.5
PHY-3002 : Step(88): len = 29817.6, overlap = 16.75
PHY-3002 : Step(89): len = 29559.7, overlap = 16.25
PHY-3002 : Step(90): len = 29288.5, overlap = 16.25
PHY-3002 : Step(91): len = 29234.5, overlap = 16.5
PHY-3002 : Step(92): len = 29107.1, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00105509
PHY-3002 : Step(93): len = 29179.5, overlap = 17
PHY-3002 : Step(94): len = 29179.5, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00211017
PHY-3002 : Step(95): len = 29310.9, overlap = 16
PHY-3002 : Step(96): len = 29344.5, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 34192.2, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 34368.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4767, tnet num: 1082, tinst num: 466, tnode num: 6185, tedge num: 8252.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 51/1084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46264, over cnt = 167(0%), over = 257, worst = 4
PHY-1002 : len = 47280, over cnt = 99(0%), over = 140, worst = 4
PHY-1002 : len = 48480, over cnt = 29(0%), over = 36, worst = 3
PHY-1002 : len = 48808, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 49048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.234114s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (40.0%)

PHY-1001 : Congestion index: top1 = 26.47, top5 = 20.00, top10 = 14.55, top15 = 10.50.
PHY-1001 : End incremental global routing;  0.307109s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (50.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033745s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.365138s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (59.9%)

OPT-1001 : Current memory(MB): used = 203, reserve = 169, peak = 205.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 896/1084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008341s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (187.3%)

PHY-1001 : Congestion index: top1 = 26.47, top5 = 20.00, top10 = 14.55, top15 = 10.50.
OPT-1001 : End congestion update;  0.071548s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024571s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.096233s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 205.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026364s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 896/1084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011525s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.47, top5 = 20.00, top10 = 14.55, top15 = 10.50.
PHY-1001 : End incremental global routing;  0.078457s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034581s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 896/1084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008304s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (188.2%)

PHY-1001 : Congestion index: top1 = 26.47, top5 = 20.00, top10 = 14.55, top15 = 10.50.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023584s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.927719s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (74.1%)

RUN-1003 : finish command "place" in  6.882899s wall, 2.234375s user + 0.546875s system = 2.781250s CPU (40.4%)

RUN-1004 : used memory is 188 MB, reserved memory is 153 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 468 instances
RUN-1001 : 207 mslices, 206 lslices, 19 pads, 31 brams, 0 dsps
RUN-1001 : There are total 1084 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 509 nets have 2 pins
RUN-1001 : 453 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4767, tnet num: 1082, tinst num: 466, tnode num: 6185, tedge num: 8252.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 207 mslices, 206 lslices, 19 pads, 31 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45368, over cnt = 163(0%), over = 254, worst = 5
PHY-1002 : len = 46480, over cnt = 87(0%), over = 112, worst = 3
PHY-1002 : len = 47384, over cnt = 30(0%), over = 37, worst = 3
PHY-1002 : len = 47960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.246922s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.3%)

PHY-1001 : Congestion index: top1 = 25.93, top5 = 19.69, top10 = 14.27, top15 = 10.26.
PHY-1001 : End global routing;  0.328062s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (23.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 227, reserve = 193, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 492, reserve = 462, peak = 492.
PHY-1001 : End build detailed router design. 4.627573s wall, 3.812500s user + 0.265625s system = 4.078125s CPU (88.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.569795s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 523, reserve = 495, peak = 523.
PHY-1001 : End phase 1; 1.583600s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 11% nets.
PHY-1001 : Routed 13% nets.
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 18% nets.
PHY-1001 : Patch 741 net; 2.599711s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (89.6%)

PHY-1022 : len = 116584, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End initial routed; 3.460717s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (89.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/940(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.266363s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (93.9%)

PHY-1001 : Current memory(MB): used = 526, reserve = 497, peak = 526.
PHY-1001 : End phase 2; 3.727174s wall, 3.343750s user + 0.000000s system = 3.343750s CPU (89.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 116584, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 116480, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.141939s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 116528, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.078076s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 116608, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.044416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/940(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.279185s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (83.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 20 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.142509s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (87.7%)

PHY-1001 : Current memory(MB): used = 538, reserve = 509, peak = 538.
PHY-1001 : End phase 3; 0.851120s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (77.1%)

PHY-1003 : Routed, final wirelength = 116608
PHY-1001 : Current memory(MB): used = 539, reserve = 510, peak = 539.
PHY-1001 : End export database. 0.014931s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.6%)

PHY-1001 : End detail routing;  11.116230s wall, 9.625000s user + 0.296875s system = 9.921875s CPU (89.3%)

RUN-1003 : finish command "route" in  11.751866s wall, 10.000000s user + 0.312500s system = 10.312500s CPU (87.8%)

RUN-1004 : used memory is 485 MB, reserved memory is 457 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      615   out of  19600    3.14%
#reg                      510   out of  19600    2.60%
#le                       784
  #lut only               274   out of    784   34.95%
  #reg only               169   out of    784   21.56%
  #lut&reg                341   out of    784   43.49%
#dsp                        0   out of     29    0.00%
#bram                      31   out of     64   48.44%
  #bram9k                  31
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 176
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             135
#3        adc_clk_dup_3        GCLK               mslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |784    |480     |135     |510     |31      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |17      |0       |0       |
|  fifo_list                         |fifo_ctrl      |50     |30      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |48     |28      |16      |33      |0       |0       |
|  rx                                |uart_rx        |8      |0       |0       |8       |0       |0       |
|  tx                                |uart_tx        |50     |29      |8       |35      |0       |0       |
|  type                              |type_choice    |113    |83      |8       |55      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |534    |315     |97      |359     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |534    |315     |97      |359     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |233    |129     |0       |233     |0       |0       |
|        reg_inst                    |register       |231    |127     |0       |231     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |301    |186     |97      |126     |0       |0       |
|        bus_inst                    |bus_top        |107    |57      |40      |40      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |26     |16      |10      |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |28     |12      |10      |12      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |24     |10      |10      |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |25     |15      |10      |8       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |110    |81      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       490   
    #2          2       280   
    #3          3       159   
    #4          4        14   
    #5        5-10       74   
    #6        11-50      26   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.16            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 466
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1084, pip num: 10540
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 20
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 961 valid insts, and 28326 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011110000111101110000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.793148s wall, 9.515625s user + 0.031250s system = 9.546875s CPU (341.8%)

RUN-1004 : used memory is 496 MB, reserved memory is 469 MB, peak memory is 680 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_003428.log"
