###############################################################################
#
# IAR ELF Linker V9.32.1.338/W64 for ARM                  03/Jul/2024  17:52:19
# Copyright 2007-2022 IAR Systems AB.
#
#    Output file  =
#        C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Exe\N2L_FA_DMA_PWM.out
#    Map file     =
#        C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\List\N2L_FA_DMA_PWM.map
#    Command line =
#        -f
#        C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Exe\N2L_FA_DMA_PWM.out.rsp
#        ("C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\board_init.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\board_leds.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_cache.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_clocks.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_common.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_delay.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_io.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_irq.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_loader_param.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_register_protection.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_reset.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\bsp_sbrk.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Generated Data\common_data.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Generated Data\hal_data.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Program Entry\hal_entry.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Generated Data\main.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Generated Data\pin_data.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_dmac.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_gpt.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_ioport.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_mtu3.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_mtu3_three_phase.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_poe3.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\r_sci_uart.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\startup.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Components\system.o"
#        "C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex
#        Software\Generated Data\vector_data.o" --no_out_extension -o
#        C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Exe\N2L_FA_DMA_PWM.out
#        --map
#        C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\List\N2L_FA_DMA_PWM.map
#        --config
#        C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM/script/fsp_ram_execution.icf
#        --config_search C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM
#        --semihosting --entry system_init --vfe --text_out locale
#        --cpu=Cortex-R52 --fpu=VFPv5)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__CPP_Runtime   = 1
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because --advanced_heap
was not specified and the application did not appear to
be primarily optimized for speed.


*******************************************************************************
*** PLACEMENT SUMMARY
***

define block VECTOR_RBLOCK with alignment = 32 { section .intvec };
"A0":  place at address 0x0 { block VECTOR_RBLOCK };
define block USER_PRG_RBLOCK { ro code };
define block USER_DATA_RBLOCK
   with fixed order { section .data_init, section __DLIB_PERTHREAD_init };
"P1":  place in [from 0x100 to 0x1'ffff] {
          block USER_PRG_RBLOCK, block USER_DATA_RBLOCK, ro };
"P2":  place in [from 0x100 to 0x1'ffff] { rw };
define block USER_DATA_WBLOCK
   with fixed order { section .data, section __DLIB_PERTHREAD };
define block USER_DATA_ZBLOCK { section .bss };
"P3":  place in [from 0x100 to 0x1'ffff] {
          block USER_DATA_WBLOCK, block USER_DATA_ZBLOCK };
"P4":  place in [from 0x100 to 0x1'ffff] {
          rw section HEAP, rw section .stack* };
define block LDR_DATA_WBLOCK
   with fixed order, alignment = 4 {
      object startup.o section .data, object system.o section .data,
      object bsp_clocks.o section .data, object bsp_irq.o section .data,
      object bsp_register_protection.o section .data,
      object r_ioport.o section .data, object data_init.o section .data,
      object copy_init3.o section .data };
define block LDR_DATA_ZBLOCK
   with alignment = 4 {
      object startup.o section .bss, object system.o section .bss,
      object bsp_clocks.o section .bss, object bsp_irq.o section .bss,
      object bsp_register_protection.o section .bss,
      object r_ioport.o section .bss, object data_init.o section .bss,
      object copy_init3.o section .bss, object bsp_io.o section .bss };
"P5":  place in [from 0x10'0000 to 0x10'1fff] {
          section LDR_DATA_WBLOCK, block LDR_DATA_WBLOCK,
          section LDR_DATA_ZBLOCK, block LDR_DATA_ZBLOCK };
define block LDR_PRG_RBLOCK
   with fixed order {
         ro code object startup.o section .loader_text,
         ro code object startup.o, ro code object system.o,
         ro code object bsp_clocks.o, ro code object bsp_irq.o,
         ro code object bsp_register_protection.o, ro code object r_ioport.o,
         ro code object data_init.o, ro code object copy_init3.o,
         ro code section .warm_start }
      except { section .intvec };
define block LDR_DATA_RBLOCK
   with fixed order, alignment = 4 {
      object startup.o section .data_init, object system.o section .data_init,
      object bsp_clocks.o section .data_init,
      object bsp_irq.o section .data_init,
      object bsp_register_protection.o section .data_init,
      object r_ioport.o section .data_init,
      object data_init.o section .data_init,
      object copy_init3.o section .data_init };
"A1":  place at start of [from 0x10'2000 to 0x11'ffff] {
          block LDR_PRG_RBLOCK, section LDR_DATA_RBLOCK,
          block LDR_DATA_RBLOCK };
"P6":  place in [from 0x10'2000 to 0x11'ffff] {
          rw section .sys_stack, rw section .svc_stack, rw section .irq_stack,
          rw section .fiq_stack, rw section .und_stack, rw section .abt_stack };
define block DMAC_LINK_MODE_ZBLOCK
   with alignment = 4 { section .dmac_link_mode* };
"P7":  place in [from 0x3013'c000 to 0x3013'ffff] {
          block DMAC_LINK_MODE_ZBLOCK };
define block SHARED_NONCACHE_BUFFER_ZBLOCK
   with alignment = 32 { section .shared_noncache_buffer* };
"P8":  place in [from 0x3014'0000 to 0x3015'ffff] {
          block SHARED_NONCACHE_BUFFER_ZBLOCK };
define block NONCACHE_BUFFER_ZBLOCK
   with alignment = 32 { section .noncache_buffer* };
"P9":  place in [from 0x3016'0000 to 0x3017'ffff] {
          block NONCACHE_BUFFER_ZBLOCK };
do not initialize {
   section .noinit, object startup.o section .bss,
   object system.o section .bss, object bsp_clocks.o section .bss,
   object bsp_irq.o section .bss,
   object bsp_register_protection.o section .bss,
   object r_ioport.o section .bss, section .dmac_link_mode*,
   section .shared_noncache_buffer*, section .noncache_buffer*,
   rw section HEAP, rw section .stack*, rw section .sys_stack,
   rw section .svc_stack, rw section .irq_stack, rw section .fiq_stack,
   rw section .und_stack, rw section .abt_stack };
initialize by copy { rw };

No sections matched the following patterns:

  object bsp_clocks.o section .bss                     in block LDR_DATA_ZBLOCK
  object bsp_clocks.o section .data                    in block LDR_DATA_WBLOCK
  object bsp_clocks.o section .data_init               in block LDR_DATA_RBLOCK
  object bsp_irq.o section .data                       in block LDR_DATA_WBLOCK
  object bsp_irq.o section .data_init                  in block LDR_DATA_RBLOCK
  object bsp_register_protection.o section .data       in block LDR_DATA_WBLOCK
  object bsp_register_protection.o section .data_init  in block LDR_DATA_RBLOCK
  object copy_init3.o section .bss                     in block LDR_DATA_ZBLOCK
  object copy_init3.o section .data                    in block LDR_DATA_WBLOCK
  object copy_init3.o section .data_init               in block LDR_DATA_RBLOCK
  object data_init.o section .bss                      in block LDR_DATA_ZBLOCK
  object data_init.o section .data                     in block LDR_DATA_WBLOCK
  object data_init.o section .data_init                in block LDR_DATA_RBLOCK
  object r_ioport.o section .bss                       in block LDR_DATA_ZBLOCK
  object r_ioport.o section .data                      in block LDR_DATA_WBLOCK
  object r_ioport.o section .data_init                 in block LDR_DATA_RBLOCK
  object startup.o section .bss                        in block LDR_DATA_ZBLOCK
  object startup.o section .data                       in block LDR_DATA_WBLOCK
  object startup.o section .data_init                  in block LDR_DATA_RBLOCK
  object system.o section .data                        in block LDR_DATA_WBLOCK
  object system.o section .data_init                   in block LDR_DATA_RBLOCK
  ro code object copy_init3.o                          in block LDR_PRG_RBLOCK
  rw section .stack*                                   in "P1-P4"
  section .dmac_link_mode*                             in block DMAC_LINK_MODE_ZBLOCK
  section .noncache_buffer*                            in block NONCACHE_BUFFER_ZBLOCK
  section .shared_noncache_buffer*                     in block SHARED_NONCACHE_BUFFER_ZBLOCK
  section LDR_DATA_RBLOCK                              in "A1"
  section LDR_DATA_WBLOCK                              in "P5"
  section LDR_DATA_ZBLOCK                              in "P5"
  section __DLIB_PERTHREAD                             in block USER_DATA_WBLOCK
  section __DLIB_PERTHREAD_init                        in block USER_DATA_RBLOCK


  Section                 Kind         Address    Size  Object
  -------                 ----         -------    ----  ------
"A0":                                             0x44
  VECTOR_RBLOCK                            0x0    0x44  <Block>
    .intvec               ro code          0x0    0x44  startup.o [1]
                                        - 0x44    0x44

"P1-P4", part 1 of 3:                           0x3f5c
  USER_PRG_RBLOCK                        0x100  0x2e3e  <Block>
    .text                 ro code        0x100    0xae  bsp_delay.o [1]
    .text                 ro code        0x1ae    0x3a  packbits_init_single.o [6]
    .text                 ro code        0x1e8   0x130  I64DivMod.o [6]
    .text                 ro code        0x318     0xc  I32DivMod7R.o [6]
    .text                 ro code        0x324     0x4  I64DivZer.o [6]
    .text                 ro code        0x328   0x44a  hal_entry.o [3]
    .text                 ro code        0x774   0x87e  r_sci_uart.o [1]
    .text                 ro code        0xff4   0x1d4  r_poe3.o [1]
    .text                 ro code       0x11c8   0x918  r_dmac.o [1]
    .text                 ro code       0x1ae0    0x94  ABImemcpy_unaligned.o [6]
    .text                 ro code       0x1b74   0x5f6  r_gpt.o [1]
    .text                 ro code       0x216c   0x308  r_mtu3_three_phase.o [1]
    .text                 ro code       0x2474   0xa46  r_mtu3.o [1]
    .text                 ro code       0x2ebc    0x28  fpinit.o [5]
    .text                 ro code       0x2ee4     0xa  main.o [2]
    .text                 ro code       0x2eee    0x18  cppinit.o [4]
    .text                 ro code       0x2f06    0x38  zero_init3.o [6]
  .rodata                 const         0x2f40   0x700  vector_data.o [2]
  .rodata                 const         0x3640   0x2e8  pin_data.o [2]
  .rodata                 const         0x3928    0x70  bsp_irq.o [1]
  .rodata                 const         0x3998    0x3c  hal_data.o [2]
  .rodata                 const         0x39d4    0x34  r_mtu3.o [1]
  .rodata                 const         0x3a08    0x28  common_data.o [2]
  .rodata                 const         0x3a30    0x28  hal_data.o [2]
  .rodata                 const         0x3a58    0x28  hal_data.o [2]
  .rodata                 const         0x3a80    0x28  hal_data.o [2]
  .rodata                 const         0x3aa8    0x28  hal_data.o [2]
  .rodata                 const         0x3ad0    0x28  hal_data.o [2]
  .rodata                 const         0x3af8    0x28  hal_data.o [2]
  .rodata                 const         0x3b20    0x28  hal_data.o [2]
  .rodata                 const         0x3b48    0x24  r_mtu3.o [1]
  .rodata                 const         0x3b6c    0x24  r_mtu3.o [1]
  .rodata                 const         0x3b90    0x24  r_mtu3.o [1]
  .rodata                 const         0x3bb4    0x24  r_mtu3.o [1]
  .rodata                 const         0x3bd8    0x24  r_mtu3.o [1]
  .rodata                 const         0x3bfc    0x24  r_mtu3.o [1]
  .rodata                 const         0x3c20    0x24  r_mtu3.o [1]
  .rodata                 const         0x3c44    0x24  r_mtu3.o [1]
  .rodata                 const         0x3c68    0x24  r_mtu3.o [1]
  .rodata                 const         0x3c8c    0x24  r_mtu3.o [1]
  .rodata                 const         0x3cb0    0x24  r_mtu3.o [1]
  .iar.init_table         const         0x3cd4    0x28  - Linker created -
  .rodata                 const         0x3cfc    0x20  hal_data.o [2]
  .rodata                 const         0x3d1c    0x20  hal_data.o [2]
  .rodata                 const         0x3d3c    0x20  hal_data.o [2]
  .rodata                 const         0x3d5c    0x20  hal_data.o [2]
  .version                const         0x3d7c    0x20  bsp_common.o [1]
  .rodata                 const         0x3d9c    0x18  hal_data.o [2]
  .rodata                 const         0x3db4    0x10  hal_data.o [2]
  .rodata                 const         0x3dc4    0x10  hal_data.o [2]
  .version                const         0x3dd4    0x10  bsp_common.o [1]
  .rodata                 const         0x3de4     0xc  hal_data.o [2]
  .rodata                 const         0x3df0     0xc  hal_data.o [2]
  .rodata                 const         0x3dfc     0xc  pin_data.o [2]
  .rodata                 const         0x3e08     0xc  r_mtu3.o [1]
  .rodata                 const         0x3e14     0x8  board_leds.o [1]
  .rodata                 const         0x3e1c     0x8  board_leds.o [1]
  .rodata                 const         0x3e24     0x8  bsp_register_protection.o [1]
  .rodata                 const         0x3e2c     0x8  hal_data.o [2]
  .rodata                 const         0x3e34     0x8  hal_data.o [2]
  .rodata                 const         0x3e3c     0x8  r_mtu3_three_phase.o [1]
  .rodata                 const         0x3e44     0x4  r_dmac.o [1]
  .rodata                 const         0x3e48     0x4  r_dmac.o [1]
  .rodata                 const         0x3e4c     0x4  r_mtu3.o [1]
  .rodata                 const         0x3e50     0x4  r_mtu3_three_phase.o [1]
  .version                const         0x3e54     0x4  bsp_common.o [1]
  .rodata                 const         0x3e58     0x0  zero_init3.o [6]
  .rodata                 const         0x3e58     0x0  packbits_init_single.o [6]
  USER_DATA_WBLOCK                      0x3e58    0x85  <Block>
    section .data-1                     0x3e58    0x85  <Init block>
      .data               inited        0x3e58     0xc  hal_data.o [2]
      .data               inited        0x3e64     0x8  hal_data.o [2]
      .data               inited        0x3e6c    0x18  hal_data.o [2]
      .data               inited        0x3e84     0x4  hal_data.o [2]
      .data               inited        0x3e88     0xc  hal_data.o [2]
      .data               inited        0x3e94     0x8  hal_data.o [2]
      .data               inited        0x3e9c    0x18  hal_data.o [2]
      .data               inited        0x3eb4     0x4  hal_data.o [2]
      .data               inited        0x3eb8    0x24  r_mtu3.o [1]
      .data               inited        0x3edc     0x1  hal_entry.o [3]
  USER_DATA_ZBLOCK                      0x3ee0   0x17c  <Block>
    .bss                  zero          0x3ee0     0xc  common_data.o [2]
    .bss                  zero          0x3eec    0x18  hal_data.o [2]
    .bss                  zero          0x3f04    0x14  hal_data.o [2]
    .bss                  zero          0x3f18    0x24  hal_data.o [2]
    .bss                  zero          0x3f3c    0x24  hal_data.o [2]
    .bss                  zero          0x3f60    0x24  hal_data.o [2]
    .bss                  zero          0x3f84    0x1c  hal_data.o [2]
    .bss                  zero          0x3fa0    0x30  hal_data.o [2]
    .bss                  zero          0x3fd0    0x14  hal_data.o [2]
    .bss                  zero          0x3fe4    0x30  hal_data.o [2]
    .bss                  zero          0x4014     0x8  hal_entry.o [3]
    .bss                  zero          0x401c    0x40  r_dmac.o [1]
                                      - 0x405c  0x3f5c

"P1-P4", part 2 of 3:                           0x2000
  HEAP                    uninit        0x4060  0x2000  startup.o [1]
                                      - 0x6060  0x2000

"P1-P4", part 3 of 3:                             0x59
  USER_DATA_RBLOCK                      0x6060    0x59  <Block>
    Initializer bytes     const         0x6060    0x59  <for section .data-1>
                                      - 0x60b9    0x59

"P5", part 1 of 2:                               0xa51
  LDR_DATA_ZBLOCK                    0x10'0000   0xa51  <Block>
    .bss                  zero       0x10'0000     0x4  bsp_io.o [1]
    .bss                  uninit     0x10'0004   0x780  bsp_irq.o [1]
    .bss                  uninit     0x10'0784    0x40  bsp_irq.o [1]
    .bss                  uninit     0x10'07c4     0x8  bsp_register_protection.o [1]
    .bss                  uninit     0x10'07cc     0x4  system.o [1]
    .bss                  uninit     0x10'07d0    0x20  system.o [1]
    .bss                  uninit     0x10'07f0    0x20  system.o [1]
    .bss                  uninit     0x10'0810    0x20  system.o [1]
    .bss                  uninit     0x10'0830    0x20  system.o [1]
    .bss                  uninit     0x10'0850    0x20  system.o [1]
    .bss                  uninit     0x10'0870    0x20  system.o [1]
    .bss                  uninit     0x10'0890    0x20  system.o [1]
    .bss                  uninit     0x10'08b0    0x20  system.o [1]
    .bss                  uninit     0x10'08d0    0x20  system.o [1]
    .bss                  uninit     0x10'08f0    0x20  system.o [1]
    .bss                  uninit     0x10'0910    0x20  system.o [1]
    .bss                  uninit     0x10'0930    0x20  system.o [1]
    .bss                  uninit     0x10'0950    0x20  system.o [1]
    .bss                  uninit     0x10'0970    0x20  system.o [1]
    .bss                  uninit     0x10'0990    0x20  system.o [1]
    .bss                  uninit     0x10'09b0    0x20  system.o [1]
    .bss                  uninit     0x10'09d0    0x80  system.o [1]
    .bss                  uninit     0x10'0a50     0x1  bsp_irq.o [1]
                                   - 0x10'0a51   0xa51

"P5", part 2 of 2:                                 0x0
  LDR_DATA_WBLOCK                    0x10'0a54     0x0  <Block>

"A1":                                            0xed4
  LDR_PRG_RBLOCK                     0x10'2000   0xed4  <Block>
    .loader_text          ro code    0x10'2000    0x60  startup.o [1]
    .text                 ro code    0x10'2060   0x2fc  startup.o [1]
    .text                 ro code    0x10'235c    0x7c  startup.o [1]
    .text                 ro code    0x10'23d8   0x314  system.o [1]
    .text                 ro code    0x10'26ec   0x21c  bsp_clocks.o [1]
    .text                 ro code    0x10'2908    0xc4  bsp_irq.o [1]
    .text                 ro code    0x10'29cc    0xc0  bsp_register_protection.o [1]
    .text                 ro code    0x10'2a8c   0x3fc  r_ioport.o [1]
    .text                 ro code    0x10'2e88    0x30  data_init.o [6]
    .warm_start           ro code    0x10'2eb8    0x1c  hal_entry.o [3]
  LDR_DATA_RBLOCK                    0x10'2ed4     0x0  <Block>
                                   - 0x10'2ed4   0xed4

"P6":                                           0x1800
  .abt_stack                         0x10'2ed8   0x400  <Block>
    .abt_stack            uninit     0x10'2ed8   0x400  startup.o [1]
  .fiq_stack                         0x10'32d8   0x400  <Block>
    .fiq_stack            uninit     0x10'32d8   0x400  startup.o [1]
  .irq_stack                         0x10'36d8   0x400  <Block>
    .irq_stack            uninit     0x10'36d8   0x400  startup.o [1]
  .svc_stack                         0x10'3ad8   0x400  <Block>
    .svc_stack            uninit     0x10'3ad8   0x400  startup.o [1]
  .sys_stack                         0x10'3ed8   0x400  <Block>
    .sys_stack            uninit     0x10'3ed8   0x400  startup.o [1]
  .und_stack                         0x10'42d8   0x400  <Block>
    .und_stack            uninit     0x10'42d8   0x400  startup.o [1]
                                   - 0x10'46d8  0x1800

"P7":                                              0x0
  DMAC_LINK_MODE_ZBLOCK            0x3013'c000     0x0  <Block>

"P8":                                              0x0
  SHARED_NONCACHE_BUFFER_ZBLOCK
                                   0x3014'0000     0x0  <Block>

"P9":                                              0x0
  NONCACHE_BUFFER_ZBLOCK           0x3016'0000     0x0  <Block>

Unused ranges:

         From           To      Size
         ----           --      ----
       0x405c       0x405f       0x4
       0x60b9     0x1'ffff  0x1'9f47
    0x10'0a51    0x10'0a53       0x3
    0x10'0a54    0x10'1fff    0x15ac
    0x10'2ed4    0x10'2ed7       0x4
    0x10'46d8    0x11'ffff  0x1'b928
  0x3013'c000  0x3013'ffff    0x4000
  0x3014'0000  0x3015'ffff  0x2'0000
  0x3016'0000  0x3017'ffff  0x2'0000


*******************************************************************************
*** INIT TABLE
***

          Address    Size
          -------    ----
Zero (__iar_zero_init3)
    2 destination ranges, total size 0x180:
             0x3ee0  0x17c
          0x10'0000    0x4

Copy/packbits (__iar_packbits_init_single3)
    1 source range, total size 0x59 (66% of destination):
             0x6060   0x59
    1 destination range, total size 0x85:
             0x3e58   0x85



*******************************************************************************
*** MODULE SUMMARY
***

    Module                     ro code  ro data  rw data
    ------                     -------  -------  -------
command line/config:
    ----------------------------------------------------
    Total:

C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex Software\Components: [1]
    board_leds.o                             16
    bsp_clocks.o                   540
    bsp_common.o                             52
    bsp_delay.o                    174
    bsp_io.o                                           4
    bsp_irq.o                      196      112    1'985
    bsp_register_protection.o      192        8        8
    r_dmac.o                     2'328        8       64
    r_gpt.o                      1'526
    r_ioport.o                   1'020
    r_mtu3.o                     2'630      488       36
    r_mtu3_three_phase.o           776       12
    r_poe3.o                       468
    r_sci_uart.o                 2'174
    startup.o                    1'052            14'336
    system.o                       788               644
    ----------------------------------------------------
    Total:                      13'864      696   17'077

C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex Software\Generated Data: [2]
    common_data.o                            40       12
    hal_data.o                              628      392
    main.o                          10
    pin_data.o                              756
    vector_data.o                         1'792
    ----------------------------------------------------
    Total:                          10    3'216      404

C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex Software\Program Entry: [3]
    hal_entry.o                  1'126        1        9
    ----------------------------------------------------
    Total:                       1'126        1        9

dl7Sx_tln.a: [4]
    cppinit.o                       24
    ----------------------------------------------------
    Total:                          24

m7Sx_tlv.a: [5]
    fpinit.o                        40
    ----------------------------------------------------
    Total:                          40

rt7Sx_tl.a: [6]
    ABImemcpy_unaligned.o          148
    I32DivMod7R.o                   12
    I64DivMod.o                    304
    I64DivZer.o                      4
    data_init.o                     48
    packbits_init_single.o          58
    zero_init3.o                    56
    ----------------------------------------------------
    Total:                         630

    Gaps                             8        2
    Linker created                           40
--------------------------------------------------------
    Grand Total:                15'702    3'955   17'490


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address    Size  Type      Object
-----                       -------    ----  ----      ------
.abt_stack$$Base          0x10'2ed8           --   Gb  - Linker created -
.abt_stack$$Limit         0x10'32d8           --   Gb  - Linker created -
.fiq_stack$$Base          0x10'32d8           --   Gb  - Linker created -
.fiq_stack$$Limit         0x10'36d8           --   Gb  - Linker created -
.iar.init_table$$Base        0x3cd4           --   Gb  - Linker created -
.iar.init_table$$Limit       0x3cfc           --   Gb  - Linker created -
.irq_stack$$Base          0x10'36d8           --   Gb  - Linker created -
.irq_stack$$Limit         0x10'3ad8           --   Gb  - Linker created -
.svc_stack$$Base          0x10'3ad8           --   Gb  - Linker created -
.svc_stack$$Limit         0x10'3ed8           --   Gb  - Linker created -
.sys_stack$$Base          0x10'3ed8           --   Gb  - Linker created -
.sys_stack$$Limit         0x10'42d8           --   Gb  - Linker created -
.und_stack$$Base          0x10'42d8           --   Gb  - Linker created -
.und_stack$$Limit         0x10'46d8           --   Gb  - Linker created -
Abort_Handler             0x10'2359     0x4  Code  Wk  startup.o [1]
BSP_PRV_GICD_ICFGR_INIT
                             0x3928    0x70  Data  Lc  bsp_irq.o [1]
DMAC_LINK_MODE_ZBLOCK$$Base
                        0x3013'c000           --   Gb  - Linker created -
DMAC_LINK_MODE_ZBLOCK$$Limit
                        0x3013'c000           --   Gb  - Linker created -
Default_Handler           0x10'2359     0x4  Code  Gb  startup.o [1]
FA_recBuf                    0x4014     0x8  Data  Gb  hal_entry.o [3]
FA_sendBuf                   0x3edc     0x1  Data  Gb  hal_entry.o [3]
FIQ_Handler               0x10'2359     0x4  Code  Wk  startup.o [1]
IRQ_Handler               0x10'235c    0x7c  Code  Wk  startup.o [1]
LDR_DATA_RBLOCK$$Base     0x10'2ed4           --   Gb  - Linker created -
LDR_DATA_RBLOCK$$Limit    0x10'2ed4           --   Gb  - Linker created -
LDR_DATA_WBLOCK$$Base     0x10'0a54           --   Gb  - Linker created -
LDR_DATA_WBLOCK$$Limit    0x10'0a54           --   Gb  - Linker created -
LDR_DATA_ZBLOCK$$Base     0x10'0000           --   Gb  - Linker created -
LDR_DATA_ZBLOCK$$Limit    0x10'0a51           --   Gb  - Linker created -
LDR_PRG_RBLOCK$$Base      0x10'2000           --   Gb  - Linker created -
LDR_PRG_RBLOCK$$Limit     0x10'2ed4           --   Gb  - Linker created -
NONCACHE_BUFFER_ZBLOCK$$Base
                        0x3016'0000           --   Gb  - Linker created -
NONCACHE_BUFFER_ZBLOCK$$Limit
                        0x3016'0000           --   Gb  - Linker created -
Prefetch_Handler          0x10'2359     0x4  Code  Wk  startup.o [1]
R_BSP_IrqCfg                  0x389   0x118  Code  Lc  hal_entry.o [3]
R_BSP_IrqCfg                 0x123f   0x11a  Code  Lc  r_dmac.o [1]
R_BSP_IrqCfg                 0x1beb   0x11a  Code  Lc  r_gpt.o [1]
R_BSP_IrqCfg                 0x24eb   0x11a  Code  Lc  r_mtu3.o [1]
R_BSP_IrqCfg                  0x7eb   0x11a  Code  Lc  r_sci_uart.o [1]
R_BSP_IrqCfgEnable           0x13c1    0x16  Code  Lc  r_dmac.o [1]
R_BSP_IrqCfgEnable           0x1d6d    0x16  Code  Lc  r_gpt.o [1]
R_BSP_IrqCfgEnable           0x26b1    0x16  Code  Lc  r_mtu3.o [1]
R_BSP_IrqClearPending         0x34d    0x3c  Code  Lc  hal_entry.o [3]
R_BSP_IrqClearPending        0x1203    0x3c  Code  Lc  r_dmac.o [1]
R_BSP_IrqClearPending        0x1baf    0x3c  Code  Lc  r_gpt.o [1]
R_BSP_IrqClearPending        0x24af    0x3c  Code  Lc  r_mtu3.o [1]
R_BSP_IrqClearPending         0x7af    0x3c  Code  Lc  r_sci_uart.o [1]
R_BSP_IrqDetectTypeSet       0x13e3    0x5c  Code  Lc  r_dmac.o [1]
R_BSP_IrqDisable              0x507    0x42  Code  Lc  hal_entry.o [3]
R_BSP_IrqDisable             0x266d    0x44  Code  Lc  r_mtu3.o [1]
R_BSP_IrqDisable              0x96d    0x44  Code  Lc  r_sci_uart.o [1]
R_BSP_IrqEnable               0x4f1    0x16  Code  Lc  hal_entry.o [3]
R_BSP_IrqEnable              0x13ab    0x16  Code  Lc  r_dmac.o [1]
R_BSP_IrqEnable              0x1d57    0x16  Code  Lc  r_gpt.o [1]
R_BSP_IrqEnable              0x2657    0x16  Code  Lc  r_mtu3.o [1]
R_BSP_IrqEnable               0x957    0x16  Code  Lc  r_sci_uart.o [1]
R_BSP_IrqEnableNoClear        0x4a1    0x50  Code  Lc  hal_entry.o [3]
R_BSP_IrqEnableNoClear       0x1359    0x52  Code  Lc  r_dmac.o [1]
R_BSP_IrqEnableNoClear       0x1d05    0x52  Code  Lc  r_gpt.o [1]
R_BSP_IrqEnableNoClear       0x2605    0x52  Code  Lc  r_mtu3.o [1]
R_BSP_IrqEnableNoClear        0x905    0x52  Code  Lc  r_sci_uart.o [1]
R_BSP_PinAccessDisable    0x10'2acb    0x48  Code  Lc  r_ioport.o [1]
R_BSP_PinAccessEnable     0x10'2a8d    0x3e  Code  Lc  r_ioport.o [1]
R_BSP_PinToggle               0x549    0x24  Code  Lc  hal_entry.o [3]
R_BSP_RegisterProtectDisable
                          0x10'2a2f    0x4e  Code  Gb  bsp_register_protection.o [1]
R_BSP_RegisterProtectEnable
                          0x10'29cd    0x62  Code  Gb  bsp_register_protection.o [1]
R_BSP_SoftwareDelay           0x101    0x92  Code  Gb  bsp_delay.o [1]
R_BSP_WarmStart           0x10'2eb9    0x1c  Code  Gb  hal_entry.o [3]
R_DMAC_Open                  0x143f    0x52  Code  Gb  r_dmac.o [1]
R_DMAC_Reconfigure           0x1491    0x1e  Code  Gb  r_dmac.o [1]
R_FSP_CurrentIrqGet          0x11c9    0x16  Code  Lc  r_dmac.o [1]
R_FSP_CurrentIrqGet          0x1b75    0x16  Code  Lc  r_gpt.o [1]
R_FSP_CurrentIrqGet          0x2475    0x16  Code  Lc  r_mtu3.o [1]
R_FSP_CurrentIrqGet           0x775    0x16  Code  Lc  r_sci_uart.o [1]
R_FSP_IsrContextGet          0x13d7     0xc  Code  Lc  r_dmac.o [1]
R_FSP_IsrContextGet          0x1d83     0xc  Code  Lc  r_gpt.o [1]
R_FSP_IsrContextGet          0x26c7     0xc  Code  Lc  r_mtu3.o [1]
R_FSP_IsrContextGet           0x9b1     0xc  Code  Lc  r_sci_uart.o [1]
R_FSP_IsrContextSet           0x329    0x24  Code  Lc  hal_entry.o [3]
R_FSP_IsrContextSet          0x11df    0x24  Code  Lc  r_dmac.o [1]
R_FSP_IsrContextSet          0x1b8b    0x24  Code  Lc  r_gpt.o [1]
R_FSP_IsrContextSet          0x248b    0x24  Code  Lc  r_mtu3.o [1]
R_FSP_IsrContextSet           0x78b    0x24  Code  Lc  r_sci_uart.o [1]
R_GPT_Open                   0x1d8f    0x5a  Code  Gb  r_gpt.o [1]
R_IOPORT_Open             0x10'2b13    0x1c  Code  Gb  r_ioport.o [1]
R_MTU3_CallbackSet           0x2757     0xa  Code  Gb  r_mtu3.o [1]
R_MTU3_Close                 0x2761    0x5c  Code  Gb  r_mtu3.o [1]
R_MTU3_Open                  0x26d3    0x28  Code  Gb  r_mtu3.o [1]
R_MTU3_Reset                 0x274b     0xc  Code  Gb  r_mtu3.o [1]
R_MTU3_Start                 0x2705    0x46  Code  Gb  r_mtu3.o [1]
R_MTU3_Stop                  0x26fb     0xa  Code  Gb  r_mtu3.o [1]
R_MTU3_THREE_PHASE_Open
                             0x216d    0xaa  Code  Gb  r_mtu3_three_phase.o [1]
R_MTU3_THREE_PHASE_Start
                             0x2217    0x32  Code  Gb  r_mtu3_three_phase.o [1]
R_MTU3_VersionGet            0x27bd     0xc  Code  Gb  r_mtu3.o [1]
R_POE3_Open                   0xff5   0x1ca  Code  Gb  r_poe3.o [1]
R_SCI_UART_Open               0x9bd   0x2e0  Code  Gb  r_sci_uart.o [1]
Region$$Table$$Base          0x3cd4           --   Gb  - Linker created -
Region$$Table$$Limit         0x3cfc           --   Gb  - Linker created -
Reserved_Handler          0x10'2359     0x4  Code  Wk  startup.o [1]
Reset_Handler             0x10'2359     0x4  Code  Wk  startup.o [1]
SHARED_NONCACHE_BUFFER_ZBLOCK$$Base
                        0x3014'0000           --   Gb  - Linker created -
SHARED_NONCACHE_BUFFER_ZBLOCK$$Limit
                        0x3014'0000           --   Gb  - Linker created -
SHT$$INIT_ARRAY$$Limit          0x0           --   Gb  - Linker created -
SHT$$PREINIT_ARRAY$$Base
                                0x0           --   Gb  - Linker created -
SVC_Handler               0x10'2359     0x4  Code  Wk  startup.o [1]
SystemCoreClock           0x10'07cc     0x4  Data  Gb  system.o [1]
SystemCoreClockUpdate     0x10'26ed    0x2a  Code  Gb  bsp_clocks.o [1]
USER_DATA_RBLOCK$$Base       0x6060           --   Gb  - Linker created -
USER_DATA_RBLOCK$$Limit
                             0x60b9           --   Gb  - Linker created -
USER_DATA_WBLOCK$$Base       0x3e58           --   Gb  - Linker created -
USER_DATA_WBLOCK$$Limit
                             0x3edd           --   Gb  - Linker created -
USER_DATA_ZBLOCK$$Base       0x3ee0           --   Gb  - Linker created -
USER_DATA_ZBLOCK$$Limit
                             0x405c           --   Gb  - Linker created -
USER_PRG_RBLOCK$$Base         0x100           --   Gb  - Linker created -
USER_PRG_RBLOCK$$Limit       0x2f3e           --   Gb  - Linker created -
Undefined_Handler         0x10'2359     0x4  Code  Wk  startup.o [1]
VECTOR_RBLOCK$$Base             0x0           --   Gb  - Linker created -
VECTOR_RBLOCK$$Limit           0x44           --   Gb  - Linker created -
__Vectors                       0x0    0x44  Code  Gb  startup.o [1]
__aeabi_ldiv0                 0x324          Code  Gb  I64DivZer.o [6]
__aeabi_uldivmod              0x1e8          Code  Gb  I64DivMod.o [6]
__call_ctors                 0x2eef    0x18  Code  Gb  cppinit.o [4]
__iar_data_init3          0x10'2e89    0x30  Code  Gb  data_init.o [6]
__iar_div_t2_uidivmod         0x319          Code  Gb  I32DivMod7R.o [6]
__iar_init_vfp               0x2ed0          Code  Gb  fpinit.o [5]
__iar_init_vfp_v6            0x2ebc          Code  Gb  fpinit.o [5]
__iar_packbits_init_single3
                              0x1af    0x3a  Code  Gb  packbits_init_single.o [6]
__iar_unaligned_memcpy       0x1ae0          Code  Gb  ABImemcpy_unaligned.o [6]
__iar_unaligned_memcpy4
                             0x1b04          Code  Gb  ABImemcpy_unaligned.o [6]
__iar_unaligned_memcpy8
                             0x1b04          Code  Gb  ABImemcpy_unaligned.o [6]
__iar_zero_init3             0x2f07    0x38  Code  Gb  zero_init3.o [6]
bsp_bss_init_4byte        0x10'25c9    0x1a  Code  Gb  system.o [1]
bsp_clock_init            0x10'2771   0x11a  Code  Gb  bsp_clocks.o [1]
bsp_common_interrupt_handler
                          0x10'2955    0x5e  Code  Gb  bsp_irq.o [1]
bsp_copy_4byte            0x10'25a9    0x20  Code  Gb  system.o [1]
bsp_global_system_counter_init
                          0x10'2539    0x26  Code  Gb  system.o [1]
bsp_irq_cfg               0x10'2909    0x4a  Code  Gb  bsp_irq.o [1]
bsp_loader_bss_init       0x10'2571    0x38  Code  Gb  system.o [1]
bsp_loader_data_init      0x10'255f    0x12  Code  Gb  system.o [1]
bsp_m_mpu_init            0x10'23d9   0x160  Code  Gb  system.o [1]
bsp_mpu_init              0x10'2338    0x20  Code  Gb  startup.o [1]
bsp_prv_clock_set_hard_reset
                          0x10'2717    0x56  Code  Lc  bsp_clocks.o [1]
bsp_prv_software_delay_loop
                              0x1a5     0xa  Code  Gb  bsp_delay.o [1]
bsp_static_constructor_init
                          0x10'261b     0xc  Code  Gb  system.o [1]
bsp_tfu_init              0x10'25e3    0x38  Code  Gb  system.o [1]
dmac_int_isr                 0x1a3d    0x76  Code  Gb  r_dmac.o [1]
fa_uart_callback              0x765     0xe  Code  Gb  hal_entry.o [3]
g_abt_stack               0x10'2ed8   0x400  Data  Lc  startup.o [1]
g_bsp_leds                   0x3e1c     0x8  Data  Gb  board_leds.o [1]
g_bsp_pin_cfg                0x3dfc     0xc  Data  Gb  pin_data.o [2]
g_bsp_pin_cfg_data           0x3640   0x2e8  Data  Gb  pin_data.o [2]
g_bsp_prv_leds               0x3e14     0x8  Data  Lc  board_leds.o [1]
g_current_interrupt_num
                          0x10'0784    0x40  Data  Gb  bsp_irq.o [1]
g_current_interrupt_pointer
                          0x10'0a50     0x1  Data  Gb  bsp_irq.o [1]
g_dma_rec_end                 0x697    0x28  Code  Gb  hal_entry.o [3]
g_dma_send_end                0x6bf    0x2a  Code  Gb  hal_entry.o [3]
g_dmac_addr_mode_to_reg_value
                             0x3e48     0x4  Data  Lc  r_dmac.o [1]
g_dmac_transfer_mode_to_reg_value
                             0x3e44     0x4  Data  Lc  r_dmac.o [1]
g_fiq_stack               0x10'32d8   0x400  Data  Lc  startup.o [1]
g_fsp_version                0x3e54     0x4  Data  Lc  bsp_common.o [1]
g_fsp_version_build_string
                             0x3d7c    0x20  Data  Lc  bsp_common.o [1]
g_fsp_version_string         0x3dd4    0x10  Data  Lc  bsp_common.o [1]
g_heap                       0x4060  0x2000  Data  Lc  startup.o [1]
g_ioport_cfg_extend          0x3a08    0x28  Data  Gb  common_data.o [2]
g_ioport_ctrl                0x3ee0     0xc  Data  Gb  common_data.o [2]
g_irq_stack               0x10'36d8   0x400  Data  Lc  startup.o [1]
g_mtu3_version               0x3e4c     0x4  Data  Lc  r_mtu3.o [1]
g_mtu3ch2_captureA            0x751    0x10  Code  Gb  hal_entry.o [3]
g_mtu3ch2_cfg                0x3cfc    0x20  Data  Gb  hal_data.o [2]
g_mtu3ch2_ctrl               0x3f18    0x24  Data  Gb  hal_data.o [2]
g_mtu3ch2_extend             0x3a58    0x28  Data  Gb  hal_data.o [2]
g_mtu3ch3_ovf                 0x761     0x2  Code  Gb  hal_entry.o [3]
g_poe01_callback              0x56d     0x8  Code  Gb  hal_entry.o [3]
g_poe30_cfg                  0x3998    0x3c  Data  Gb  hal_data.o [2]
g_poe30_ctrl                 0x3eec    0x18  Data  Gb  hal_data.o [2]
g_prcr_masks                 0x3e24     0x8  Data  Lc  bsp_register_protection.o [1]
g_protect_counters        0x10'07c4     0x8  Data  Gb  bsp_register_protection.o [1]
g_protect_port_counter    0x10'0000     0x4  Data  Gb  bsp_io.o [1]
g_sgi_ppi_vector_table    0x10'09d0    0x80  Data  Gb  system.o [1]
g_svc_stack               0x10'3ad8   0x400  Data  Lc  startup.o [1]
g_sys_stack               0x10'3ed8   0x400  Data  Lc  startup.o [1]
g_three_phase0_cfg           0x3d5c    0x20  Data  Gb  hal_data.o [2]
g_three_phase0_ctrl          0x3f84    0x1c  Data  Gb  hal_data.o [2]
g_three_phase0_extend        0x3d9c    0x18  Data  Gb  hal_data.o [2]
g_timer0                     0x3df0     0xc  Data  Gb  hal_data.o [2]
g_timer0_cfg                 0x3d3c    0x20  Data  Gb  hal_data.o [2]
g_timer0_ctrl                0x3f60    0x24  Data  Gb  hal_data.o [2]
g_timer0_extend              0x3aa8    0x28  Data  Gb  hal_data.o [2]
g_timer1                     0x3de4     0xc  Data  Gb  hal_data.o [2]
g_timer1_cfg                 0x3d1c    0x20  Data  Gb  hal_data.o [2]
g_timer1_ctrl                0x3f3c    0x24  Data  Gb  hal_data.o [2]
g_timer1_extend              0x3a80    0x28  Data  Gb  hal_data.o [2]
g_timer_on_mtu3              0x39d4    0x34  Data  Gb  r_mtu3.o [1]
g_transfer0_cfg              0x3e34     0x8  Data  Gb  hal_data.o [2]
g_transfer0_ctrl             0x3fd0    0x14  Data  Gb  hal_data.o [2]
g_transfer0_extend           0x3af8    0x28  Data  Gb  hal_data.o [2]
g_transfer0_extend_info
                             0x3e94     0x8  Data  Gb  hal_data.o [2]
g_transfer0_info             0x3e9c    0x18  Data  Gb  hal_data.o [2]
g_transfer0_next1_register_setting
                             0x3e88     0xc  Data  Gb  hal_data.o [2]
g_transfer1_cfg              0x3e2c     0x8  Data  Gb  hal_data.o [2]
g_transfer1_ctrl             0x3f04    0x14  Data  Gb  hal_data.o [2]
g_transfer1_extend           0x3a30    0x28  Data  Gb  hal_data.o [2]
g_transfer1_extend_info
                             0x3e64     0x8  Data  Gb  hal_data.o [2]
g_transfer1_info             0x3e6c    0x18  Data  Gb  hal_data.o [2]
g_transfer1_next1_register_setting
                             0x3e58     0xc  Data  Gb  hal_data.o [2]
g_uart0_baud_setting         0x3eb4     0x4  Data  Gb  hal_data.o [2]
g_uart0_cfg                  0x3b20    0x28  Data  Gb  hal_data.o [2]
g_uart0_cfg_extend           0x3dc4    0x10  Data  Gb  hal_data.o [2]
g_uart0_ctrl                 0x3fe4    0x30  Data  Gb  hal_data.o [2]
g_uart1_baud_setting         0x3e84     0x4  Data  Gb  hal_data.o [2]
g_uart1_cfg                  0x3ad0    0x28  Data  Gb  hal_data.o [2]
g_uart1_cfg_extend           0x3db4    0x10  Data  Gb  hal_data.o [2]
g_uart1_ctrl                 0x3fa0    0x30  Data  Gb  hal_data.o [2]
g_und_stack               0x10'42d8   0x400  Data  Lc  startup.o [1]
g_vector_table               0x2f40   0x700  Data  Gb  vector_data.o [2]
gp_ctrl                      0x401c    0x40  Data  Lc  r_dmac.o [1]
gp_renesas_isr_context    0x10'0004   0x780  Data  Gb  bsp_irq.o [1]
gpt_common_open              0x1df1    0x4a  Code  Lc  r_gpt.o [1]
gpt_counter_initialize       0x1ea7   0x132  Code  Lc  r_gpt.o [1]
gpt_counter_overflow_isr
                             0x2113    0x58  Code  Gb  r_gpt.o [1]
gpt_enable_interrupt         0x2041    0x9a  Code  Lc  r_gpt.o [1]
gpt_hardware_events_disable
                             0x2011    0x1e  Code  Lc  r_gpt.o [1]
gpt_hardware_initialize
                             0x1e3b    0x6c  Code  Lc  r_gpt.o [1]
hal_entry                     0x575   0x122  Code  Gb  hal_entry.o [3]
m_mpu0_endadd_cfg         0x10'08d0    0x20  Data  Gb  system.o [1]
m_mpu0_stadd_cfg          0x10'07d0    0x20  Data  Gb  system.o [1]
m_mpu1_endadd_cfg         0x10'08f0    0x20  Data  Gb  system.o [1]
m_mpu1_stadd_cfg          0x10'07f0    0x20  Data  Gb  system.o [1]
m_mpu2_endadd_cfg         0x10'0910    0x20  Data  Gb  system.o [1]
m_mpu2_stadd_cfg          0x10'0810    0x20  Data  Gb  system.o [1]
m_mpu3_endadd_cfg         0x10'0930    0x20  Data  Gb  system.o [1]
m_mpu3_stadd_cfg          0x10'0830    0x20  Data  Gb  system.o [1]
m_mpu4_endadd_cfg         0x10'0950    0x20  Data  Gb  system.o [1]
m_mpu4_stadd_cfg          0x10'0850    0x20  Data  Gb  system.o [1]
m_mpu6_endadd_cfg         0x10'0970    0x20  Data  Gb  system.o [1]
m_mpu6_stadd_cfg          0x10'0870    0x20  Data  Gb  system.o [1]
m_mpu7_endadd_cfg         0x10'0990    0x20  Data  Gb  system.o [1]
m_mpu7_stadd_cfg          0x10'0890    0x20  Data  Gb  system.o [1]
m_mpu8_endadd_cfg         0x10'09b0    0x20  Data  Gb  system.o [1]
m_mpu8_stadd_cfg          0x10'08b0    0x20  Data  Gb  system.o [1]
main                         0x2ee5     0xa  Code  Gb  main.o [2]
mpu_cache_init            0x10'20b0   0x268  Code  Gb  startup.o [1]
mtu3_capture_a_isr           0x2eb1     0xa  Code  Gb  r_mtu3.o [1]
mtu3_common_open             0x27c9    0x28  Code  Lc  r_mtu3.o [1]
mtu3_counter_initialize
                             0x2a0b   0x140  Code  Lc  r_mtu3.o [1]
mtu3_counter_overflow_isr
                             0x2e95    0x1c  Code  Gb  r_mtu3.o [1]
mtu3_disable_interrupt       0x2be9    0x78  Code  Lc  r_mtu3.o [1]
mtu3_enable_interrupt        0x2c69    0x96  Code  Lc  r_mtu3.o [1]
mtu3_hardware_initialize
                             0x27f1   0x21a  Code  Lc  r_mtu3.o [1]
mtu3_set_count               0x2b4b    0x2c  Code  Lc  r_mtu3.o [1]
mtu3_stop_timer              0x2b77    0x40  Code  Lc  r_mtu3.o [1]
mtu3_tstr_val                0x3e08     0xc  Data  Lc  r_mtu3.o [1]
nfcr_ofs_addr                0x3b48    0x24  Data  Lc  r_mtu3.o [1]
p_mtu3_base_address          0x3eb8    0x24  Data  Lc  r_mtu3.o [1]
r_dmac_address_tcm_check
                             0x1a23    0x1a  Code  Lc  r_dmac.o [1]
r_dmac_config_chext          0x19ff    0x24  Code  Lc  r_dmac.o [1]
r_dmac_config_transfer_info_link_mode
                             0x18cb   0x134  Code  Lc  r_dmac.o [1]
r_dmac_config_transfer_info_register_mode
                             0x15c3   0x308  Code  Lc  r_dmac.o [1]
r_dmac_prv_disable           0x152b    0x98  Code  Lc  r_dmac.o [1]
r_dmac_prv_enable            0x14af    0x7c  Code  Lc  r_dmac.o [1]
r_gpt_call_callback          0x20db    0x38  Code  Lc  r_gpt.o [1]
r_gpt_enable_irq             0x202f    0x12  Code  Lc  r_gpt.o [1]
r_gpt_open_cfg_check         0x1ded     0x4  Code  Lc  r_gpt.o [1]
r_gpt_write_protect_disable
                             0x1deb     0x2  Code  Lc  r_gpt.o [1]
r_gpt_write_protect_enable
                             0x1de9     0x2  Code  Lc  r_gpt.o [1]
r_ioport_event_config     0x10'2ced   0x180  Code  Lc  r_ioport.o [1]
r_ioport_pin_set          0x10'2b69   0x184  Code  Lc  r_ioport.o [1]
r_ioport_pins_config      0x10'2b2f    0x3a  Code  Lc  r_ioport.o [1]
r_mtu3_call_callback         0x2d05    0x38  Code  Lc  r_mtu3.o [1]
r_mtu3_capture_common_isr
                             0x2d3d    0xf4  Code  Lc  r_mtu3.o [1]
r_mtu3_disable_irq           0x2bb7    0x20  Code  Lc  r_mtu3.o [1]
r_mtu3_enable_irq            0x2bd7    0x12  Code  Lc  r_mtu3.o [1]
r_mtu3_three_phase_check_ch
                             0x2249    0x4a  Code  Lc  r_mtu3_three_phase.o [1]
r_mtu3_three_phase_regset
                             0x2293   0x1c8  Code  Lc  r_mtu3_three_phase.o [1]
r_sci_irq_cfg                 0xd69    0x20  Code  Lc  r_sci_uart.o [1]
r_sci_irqs_cfg                0xd89    0x38  Code  Lc  r_sci_uart.o [1]
r_sci_uart_baud_set           0xdc1    0x12  Code  Lc  r_sci_uart.o [1]
r_sci_uart_call_callback
                              0xe1d    0x46  Code  Lc  r_sci_uart.o [1]
r_sci_uart_config_set         0xc9d    0xcc  Code  Lc  r_sci_uart.o [1]
sci_uart_eri_isr              0xf89    0x6a  Code  Gb  r_sci_uart.o [1]
sci_uart_rxi_common           0xef3    0x5a  Code  Lc  r_sci_uart.o [1]
sci_uart_rxi_isr              0xf4d    0x12  Code  Gb  r_sci_uart.o [1]
sci_uart_tei_isr              0xf5f    0x2a  Code  Gb  r_sci_uart.o [1]
sci_uart_txi_common           0xe63    0x7e  Code  Lc  r_sci_uart.o [1]
sci_uart_txi_isr              0xee1    0x12  Code  Gb  r_sci_uart.o [1]
stack_init                0x10'2060    0x50  Code  Gb  startup.o [1]
system_init               0x10'2000    0x60  Code  Gb  startup.o [1]
tadcr_ofs_addr               0x3cb0    0x24  Data  Lc  r_mtu3.o [1]
tcnt_ofs_addr                0x3c44    0x24  Data  Lc  r_mtu3.o [1]
tcr2_ofs_addr                0x3b90    0x24  Data  Lc  r_mtu3.o [1]
tcr_ofs_addr                 0x3b6c    0x24  Data  Lc  r_mtu3.o [1]
tgra_ofs_addr                0x3c68    0x24  Data  Lc  r_mtu3.o [1]
tgrc_ofs_addr                0x3c8c    0x24  Data  Lc  r_mtu3.o [1]
tier_ofs_addr                0x3bfc    0x24  Data  Lc  r_mtu3.o [1]
tior_ofs_addr                0x3bd8    0x24  Data  Lc  r_mtu3.o [1]
tmdr1_md                     0x3e50     0x4  Data  Lc  r_mtu3_three_phase.o [1]
tmdr1_ofs_addr               0x3bb4    0x24  Data  Lc  r_mtu3.o [1]
tsr_ofs_addr                 0x3c20    0x24  Data  Lc  r_mtu3.o [1]
tsyra_clr_ch                 0x3e3c     0x8  Data  Lc  r_mtu3_three_phase.o [1]
user_uart_callback            0x763     0x2  Code  Gb  hal_entry.o [3]


[1] = C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex Software\Components
[2] = C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex Software\Generated Data
[3] = C:\Users\a5134085\RASmartConfigurator\N2L_FA_DMA_PWM\Debug\Obj\Flex Software\Program Entry
[4] = dl7Sx_tln.a
[5] = m7Sx_tlv.a
[6] = rt7Sx_tl.a
[7] = sh7Sxs_l.a

  15'702 bytes of readonly  code memory
   3'955 bytes of readonly  data memory
  17'490 bytes of readwrite data memory

Errors: none
Warnings: none
