[Debug]
cpu_cache_debug = 0
gpu_cache_debug = 0
ort_debug = 0
switch_debug = 0
hub_iommu_debug = 0
sysagent_debug = 0
memctrl_debug = 0
protocol_debug = 0
load_store_debug = 0
watch_dog = 0
l1_i_inf = 0
l1_d_inf = 0
l2_inf = 0
l3_inf = 0
gpu_l1_inf = 0
gpu_l2_inf = 0
mem_system_off = 0
path = /home/stardica/Desktop/m2s-cgm/Release

[Stats]
cgm_stats = 1
mem_trace = 0
path = /home/stardica/Desktop/m2s-cgm/Release
file_name = MMCL

[Queue]
size = 16

[Protocol]
cpu_protocol_type = MESI
gpu_protocol_type = NC

[CPU_L1_I_Cache]
sets = 64
assoc = 2
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 2
wirelatency = 2

[CPU_L1_D_Cache]
sets = 64
assoc = 2
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 2
wirelatency = 2

[CPU_L2_Cache]
sets = 256
assoc = 4
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 24
wirelatency = 2

[CPU_L3_Cache]
sliced = 1
sets = 512
assoc = 4
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 48
wirelatency = 2

[GPU_S_Cache]
sets = 64
assoc = 2
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 4
wirelatency = 2

[GPU_V_Cache]
sets = 64
assoc = 2
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 4
wirelatency = 2

[GPU_L2_Cache]
sets = 128
assoc = 4
blocksize = 64
policy = LRU
mshr = 16
maxcoalesce = 64
latency = 24
wirelatency = 2

[GPU_LDS]
latency = 2
wirelatency = 2

[Switch]
ports = 4
latency = 4
wirelatency = 2

[Hub-IOMMU]
latency = 4
wirelatency = 2

[SysAgent]
latency = 4
wirelatency = 2

[Directory]
blocksize = 64
mode = 1

[MemCtrl]
latency = 100
dramlatency = 100
wirelatency = 2

[Bus]
mc-sa = 2
switches = 8
cpul2-cpul1 = 8
hubiommu-gpul2 = 8
gpul2-gpul1 = 8

