rggen_bit_field_rwl_rwe #(
  .MODE           (rggen_rtl_pkg::<%= mode %>),
  .WIDTH          (<%= width %>),
  .INITIAL_VALUE  (<%= initial_value %>)
) u_<%= bit_field.name %> (
  .clk              (<%= register_block.clock %>),
  .rst_n            (<%= register_block.reset %>),
  .i_lock_or_enable (<%= lock_or_enable %>),
  .bit_field_if     (<%= bit_field_if %>),
  .o_value          (<%= value_out[loop_variables] %>)
);
