verilog xil_defaultlib --include "../../../../vivado.srcs/sources_1/bd/platform/ipshared/ec67/hdl" --include "../../../../vivado.srcs/sources_1/bd/platform/ipshared/70cf/hdl" --include "../../../../vivado.srcs/sources_1/bd/platform/ip/platform_processing_system7_0_0" --include "../../../../vivado.srcs/sources_1/bd/platform/ipshared/85a3" \
"../../../bd/platform/ip/platform_processing_system7_0_0/sim/platform_processing_system7_0_0.v" \
"../../../bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/platform/ip/platform_clk_wiz_0_0/platform_clk_wiz_0_0.v" \
"../../../bd/platform/sim/platform.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/FIFO128.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/aes_core/aes_core.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/aes_core/aes_decipher_block.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/aes_core/aes_encipher_block.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/aes_core/aes_inv_sbox.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/aes_core/aes_key_mem.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/port/aes_rx.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/aes_core/aes_sbox.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/port/aes_tx.v" \
"../../../bd/platform/ipshared/6263/hdl/aes_verify_platform_data_v1_0_S00_AXI.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/rtl/asyfifo.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/rtl/bin2gray.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/datagenerator.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/rtl/dualport_ram.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/rtl/gray2bin.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/datagenerator/lfsr.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/mux.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/rtl/rlogic.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/scoreboard.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/top.v" \
"../../../../vivado.srcs/sources_1/bd/rtl/controller/rtl/wlogic.v" \
"../../../bd/platform/ipshared/6263/hdl/aes_verify_platform_data_v1_0.v" \
"../../../bd/platform/ip/platform_aesVerifyPlatformData_0_1/sim/platform_aesVerifyPlatformData_0_1.v" \
"../../../bd/platform/ip/platform_xbar_0/sim/platform_xbar_0.v" \
"../../../bd/platform/ip/platform_auto_pc_1/sim/platform_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
