0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/design.v,1750408072,verilog,,F:/Sillycon/Code/RTL/sync_3_counter/tb_syn_count.v,,T_ff;syn_3_cou,,,,,,,,
F:/Sillycon/Code/RTL/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/sync_3_counter/tb_syn_count.v,1750407032,verilog,,,,tb_syn_count,,,,,,,,
