--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml lcd2x16.twx lcd2x16.ncd -o lcd2x16.twr lcd2x16.pcf -ucf
lcd2x16.ucf

Design file:              lcd2x16.ncd
Physical constraint file: lcd2x16.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_27MHZ_FPGA
--------------+------------+------------+--------------------+--------+
              |Max Setup to|Max Hold to |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
GPIO_SW_C     |    2.389(F)|    1.220(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_DB<3>|    0.544(R)|    1.886(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
rst_n         |    2.897(R)|   -0.555(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
              |    2.373(F)|   -0.089(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
--------------+------------+------------+--------------------+--------+

Clock CLK_27MHZ_FPGA to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
COUNT<0>      |    9.111(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<1>      |    8.809(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<2>      |    8.948(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<3>      |    8.918(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<4>      |    9.103(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<5>      |    9.072(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<6>      |    8.908(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<7>      |    8.920(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<8>      |    8.934(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<9>      |    8.784(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<10>     |    8.892(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<11>     |    8.923(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<12>     |    8.917(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<13>     |    9.095(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<14>     |    8.932(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<15>     |    8.916(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<16>     |    8.920(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<17>     |    9.048(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<18>     |    9.087(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<19>     |    8.951(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<20>     |    8.903(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<21>     |    9.190(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<22>     |    9.125(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<23>     |    8.910(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<24>     |    9.190(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<25>     |    9.167(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<26>     |    8.903(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<27>     |    8.910(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<28>     |    9.719(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<29>     |    9.515(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<30>     |    9.746(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
COUNT<31>     |   12.101(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
GPIO_LED<0>   |   10.463(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_DB<0>|   10.940(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
              |   10.954(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_DB<1>|   10.679(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
              |   10.813(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_DB<2>|   10.927(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
              |   10.582(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_DB<3>|   11.246(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
              |   11.090(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_E    |   11.218(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_RS   |   12.731(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
              |   12.449(F)|CLK_27MHZ_FPGA_BUFGP|   0.000|
LCD_FPGA_RW   |   11.238(R)|CLK_27MHZ_FPGA_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock to Setup on destination clock CLK_27MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_27MHZ_FPGA |    2.351|    1.052|    1.147|    2.228|
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun  5 23:37:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 598 MB



