// Seed: 510880256
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6;
  module_0();
endmodule
module module_2 (
    input tri   id_0,
    input uwire id_1,
    input uwire id_2,
    input tri   id_3
);
  `define pp_5 0
  module_0();
  always @(negedge `pp_5) $display(id_2);
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_0();
endmodule
