/*
 * Copyright (c) 2024 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv8.1-m.dtsi>
#include <zephyr/dt-bindings/clock/stm32n6_clock.h>
#include <zephyr/dt-bindings/reset/stm32n6_reset.h>
#include <zephyr/dt-bindings/memory-controller/stm32-fmc-nor-psram.h>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m55";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv8.1m-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};
	};

	axisram1: memory@34000000 {
		compatible = "mmio-sram";
	};

	clocks {
		clk_hse: clk-hse {
			#clock-cells = <0>;
			compatible = "st,stm32n6-hse-clock";
			status = "disabled";
		};

		clk_hsi: clk-hsi {
			#clock-cells = <0>;
			compatible = "st,stm32h7-hsi-clock";
			clock-frequency = <DT_FREQ_M(64)>;
			status = "disabled";
		};

		clk_lse: clk-lse {
			#clock-cells = <0>;
			compatible = "st,stm32-lse-clock";
			clock-frequency = <32768>;
			driving-capability = <2>;
			status = "disabled";
		};

		clk_lsi: clk-lsi {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_K(32)>;
			status = "disabled";
		};

		pll1: pll: pll {
			#clock-cells = <0>;
			compatible = "st,stm32n6-pll-clock";
			status = "disabled";
		};

		pll2: pll2 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-pll-clock";
			status = "disabled";
		};

		pll3: pll3 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-pll-clock";
			status = "disabled";
		};

		pll4: pll4 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-pll-clock";
			status = "disabled";
		};

		cpusw: cpusw {
			#clock-cells = <0>;
			compatible = "st,stm32-clock-mux";
			status = "disabled";
		};

		perck: perck {
			#clock-cells = <0>;
			compatible = "st,stm32-clock-mux";
			status = "disabled";
		};

		ic1: ic1 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic2: ic2 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic3: ic3 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic4: ic4 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic5: ic5 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic6: ic6 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic7: ic7 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic8: ic8 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic9: ic9 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic10: ic10 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic11: ic11 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic12: ic12 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic13: ic13 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic14: ic14 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic15: ic15 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic16: ic16 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic17: ic17 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic18: ic18 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic19: ic19 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};

		ic20: ic20 {
			#clock-cells = <0>;
			compatible = "st,stm32n6-ic-clock-mux";
			status = "disabled";
		};
	};

	soc {
		rcc: rcc@46028000 {
			compatible = "st,stm32n6-rcc";
			clocks-controller;
			#clock-cells = <2>;
			reg = <0x46028000 0x2000>;

			rctl: reset-controller {
				compatible = "st,stm32-rcc-rctl";
				#reset-cells = <1>;
			};
		};

		exti: interrupt-controller@46025000 {
			compatible = "st,stm32g0-exti", "st,stm32-exti";
			interrupt-controller;
			#interrupt-cells = <1>;
			#address-cells = <1>;
			reg = <0x46025000 0x400>;
			num-lines = <16>;
			interrupts = <20 0>, <21 0>, <22 0>, <23 0>,
				     <24 0>, <25 0>, <26 0>, <27 0>,
				     <28 0>, <29 0>, <30 0>, <31 0>,
				     <32 0>, <33 0>, <34 0>, <35 0>;
			interrupt-names = "line0", "line1", "line2", "line3",
					  "line4", "line5", "line6", "line7",
					  "line8", "line9", "line10", "line11",
					  "line12", "line13", "line14", "line15";
			line-ranges = <0 1>, <1 1>, <2 1>, <3 1>,
				      <4 1>, <5 1>, <6 1>, <7 1>,
				      <8 1>, <9 1>, <10 1>, <11 1>,
				      <12 1>, <13 1>, <14 1>, <15 1>;
		};

		pinctrl: pin-controller@46020000 {
			compatible = "st,stm32-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x46020000 0x2000>;

			gpioa: gpio@46020000 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46020000 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000001>;
			};

			gpiob: gpio@46020400 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46020400 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000002>;
			};

			gpioc: gpio@46020800 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46020800 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000004>;
			};

			gpiod: gpio@46020c00 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46020c00 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000008>;
			};

			gpioe: gpio@46021000 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46021000 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000010>;
			};

			gpiof: gpio@46021400 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46021400 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000020>;
			};

			gpiog: gpio@46021800 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46021800 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000040>;
			};

			gpioh: gpio@46021c00 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46021c00 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00000080>;
			};

			gpion: gpio@46023400 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46023400 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00002000>;
			};

			gpioo: gpio@46023800 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46023800 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00004000>;
			};

			gpiop: gpio@46023c00 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46023C00 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00008000>;
			};

			gpioq: gpio@46024000 {
				compatible = "st,stm32-gpio";
				gpio-controller;
				#gpio-cells = <2>;
				reg = <0x46024000 0x400>;
				clocks = <&rcc STM32_CLOCK_BUS_AHB4 0x00010000>;
			};
		};

		usart1: serial@42001000 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x42001000 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000010>;
			resets = <&rctl STM32_RESET(APB2, 4U)>;
			interrupts = <159 0>;
			status = "disabled";
		};

		usart2: serial@40004400 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x40004400 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;
			resets = <&rctl STM32_RESET(APB1L, 17U)>;
			interrupts = <160 0>;
			status = "disabled";
		};

		usart3: serial@40004800 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x40004800 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00040000>;
			resets = <&rctl STM32_RESET(APB1L, 18U)>;
			interrupts = <161 0>;
			status = "disabled";
		};

		uart4: serial@40004c00 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x40004C00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00080000>;
			resets = <&rctl STM32_RESET(APB1L, 19U)>;
			interrupts = <162 0>;
			status = "disabled";
		};

		uart5: serial@40005000 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x40005000 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00100000>;
			resets = <&rctl STM32_RESET(APB1L, 20U)>;
			interrupts = <163 0>;
			status = "disabled";
		};

		usart6: serial@42001400 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x42001400 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000020>;
			resets = <&rctl STM32_RESET(APB2, 5U)>;
			interrupts = <164 0>;
			status = "disabled";
		};

		uart7: serial@40007800 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x40007800 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x40000000>;
			resets = <&rctl STM32_RESET(APB1L, 30U)>;
			interrupts = <165 0>;
			status = "disabled";
		};

		uart8: serial@40007c00 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x40007C00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>;
			resets = <&rctl STM32_RESET(APB1L, 31U)>;
			interrupts = <166 0>;
			status = "disabled";
		};

		uart9: serial@42001800 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x42001800 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000040>;
			resets = <&rctl STM32_RESET(APB2, 6U)>;
			interrupts = <167 0>;
			status = "disabled";
		};

		usart10: serial@42001c00 {
			compatible = "st,stm32-usart", "st,stm32-uart";
			reg = <0x42001C00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00000080>;
			resets = <&rctl STM32_RESET(APB2, 7U)>;
			interrupts = <168 0>;
			status = "disabled";
		};

		spi1: spi@42003000 {
			compatible = "st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x42003000 0x400>;
			interrupts = <153 0>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00001000>;
			status = "disabled";
		};

		spi2: spi@40003800 {
			compatible = "st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003800 0x400>;
			interrupts = <154 0>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00004000>;
			status = "disabled";
		};

		spi3: spi@40003c00 {
			compatible = "st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40003C00 0x400>;
			interrupts = <155 0>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00008000>;
			status = "disabled";
		};

		spi4: spi@42003400 {
			compatible = "st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x42003400 0x400>;
			interrupts = <156 0>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00002000>;
			status = "disabled";
		};

		spi5: spi@42005000 {
			compatible = "st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x42005000 0x400>;
			interrupts = <157 0>;
			clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00100000>;
			status = "disabled";
		};

		spi6: spi@46001400 {
			compatible = "st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x46001400 0x400>;
			interrupts = <158 0>;
			clocks = <&rcc STM32_CLOCK_BUS_APB4 0x00000020>;
			status = "disabled";
		};

		i2c1: i2c@40005400 {
			compatible = "st,stm32-i2c-v2";
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40005400 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>;
			interrupts = <100 0>, <101 0>;
			interrupt-names = "event", "error";
			status = "disabled";
		};

		i2c2: i2c@40005800 {
			compatible = "st,stm32-i2c-v2";
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40005800 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00400000>;
			interrupts = <102 0>, <103 0>;
			interrupt-names = "event", "error";
			status = "disabled";
		};

		i2c3: i2c@40005c00 {
			compatible = "st,stm32-i2c-v2";
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40005C00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00800000>;
			interrupts = <104 0>, <105 0>;
			interrupt-names = "event", "error";
			status = "disabled";
		};

		i2c4: i2c@46001c00 {
			compatible = "st,stm32-i2c-v2";
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x46001C00 0x400>;
			clocks = <&rcc STM32_CLOCK_BUS_APB4 0x00000080>;
			interrupts = <106 0>, <107 0>;
			interrupt-names = "event", "error";
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
