{
	"route__net": 203,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 38,
	"route__wirelength__iter:1": 7041,
	"route__drc_errors__iter:2": 11,
	"route__wirelength__iter:2": 7034,
	"route__drc_errors__iter:3": 9,
	"route__wirelength__iter:3": 7036,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 7037,
	"route__drc_errors": 0,
	"route__wirelength": 7037,
	"route__vias": 937,
	"route__vias__singlecut": 937,
	"route__vias__multicut": 0,
	"design__io": 45,
	"design__die__area": 207200,
	"design__core__area": 191063,
	"design__instance__count": 989,
	"design__instance__area": 125926,
	"design__instance__count__stdcell": 988,
	"design__instance__area__stdcell": 2411.06,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 123515,
	"design__instance__utilization": 0.659082,
	"design__instance__utilization__stdcell": 0.0356941,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 470,
	"design__instance__count__class:tap_cell": 739,
	"design__instance__count__class:antenna_cell": 88,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 93,
	"design__instance__count__class:inverter": 25,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 24,
	"design__instance__count__class:multi_input_combinational_cell": 15,
	"flow__warnings__count": 25,
	"flow__errors__count": 0
}