<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>libcox/xsysctl.h File Reference</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_89c3d25e772b6d2dad54d628300edb58.html">libcox</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xsysctl.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Prototypes for the System Control Driver.  
<a href="#details">More...</a></p>

<p><a href="xsysctl_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga55123af9fa014e3d57ac7d8e9026fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga55123af9fa014e3d57ac7d8e9026fa2c">xSYSCTL_PERIPH_WDOG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga55123af9fa014e3d57ac7d8e9026fa2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga55123af9fa014e3d57ac7d8e9026fa2c">More...</a><br/></td></tr>
<tr class="separator:ga55123af9fa014e3d57ac7d8e9026fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac761a61f1156ad2ce170bdf71fbaaa09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac761a61f1156ad2ce170bdf71fbaaa09">xSYSCTL_PERIPH_TIMER0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2bec12e520ecd4068f3d6155c9856b29">SYSCTL_PERIPH_TIMER0</a></td></tr>
<tr class="memdesc:gac761a61f1156ad2ce170bdf71fbaaa09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 0.  <a href="group__x_sys_ctl___peripheral___i_d.html#gac761a61f1156ad2ce170bdf71fbaaa09">More...</a><br/></td></tr>
<tr class="separator:gac761a61f1156ad2ce170bdf71fbaaa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e744e971427bbc7535629873b52ebd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga2e744e971427bbc7535629873b52ebd7">xSYSCTL_PERIPH_TIMER1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga90729f9a7e5bded1d976dd49f004780a">SYSCTL_PERIPH_TIMER1</a></td></tr>
<tr class="memdesc:ga2e744e971427bbc7535629873b52ebd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga2e744e971427bbc7535629873b52ebd7">More...</a><br/></td></tr>
<tr class="separator:ga2e744e971427bbc7535629873b52ebd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2a67f172017ae3c3191ef2ca86abd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gafd2a67f172017ae3c3191ef2ca86abd4">xSYSCTL_PERIPH_UART0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab2846864081777c1962e95ad86c9af03">SYSCTL_PERIPH_UART0</a></td></tr>
<tr class="memdesc:gafd2a67f172017ae3c3191ef2ca86abd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 0.  <a href="group__x_sys_ctl___peripheral___i_d.html#gafd2a67f172017ae3c3191ef2ca86abd4">More...</a><br/></td></tr>
<tr class="separator:gafd2a67f172017ae3c3191ef2ca86abd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12890b444da19e8b4888270335adf2d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga12890b444da19e8b4888270335adf2d6">xSYSCTL_PERIPH_UART1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf386259f2cad00c31258e4801a46d9b4">SYSCTL_PERIPH_UART1</a></td></tr>
<tr class="memdesc:ga12890b444da19e8b4888270335adf2d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 1.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga12890b444da19e8b4888270335adf2d6">More...</a><br/></td></tr>
<tr class="separator:ga12890b444da19e8b4888270335adf2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1f27037193419203fe9d53190522c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gafe1f27037193419203fe9d53190522c4">xSYSCTL_PERIPH_PWM1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga13b87732279901eaf23a0a7f77dcf401">SYSCTL_PERIPH_PWM1</a></td></tr>
<tr class="memdesc:gafe1f27037193419203fe9d53190522c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM 1.  <a href="group__x_sys_ctl___peripheral___i_d.html#gafe1f27037193419203fe9d53190522c4">More...</a><br/></td></tr>
<tr class="separator:gafe1f27037193419203fe9d53190522c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cec407701bcbc272da259944bea976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gae8cec407701bcbc272da259944bea976">xSYSCTL_PERIPH_I2C0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga969d929309d490d2828bae0d555149cc">SYSCTL_PERIPH_I2C0</a></td></tr>
<tr class="memdesc:gae8cec407701bcbc272da259944bea976"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 0.  <a href="group__x_sys_ctl___peripheral___i_d.html#gae8cec407701bcbc272da259944bea976">More...</a><br/></td></tr>
<tr class="separator:gae8cec407701bcbc272da259944bea976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1371a056abdcd1d98fe21abdd177a9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga1371a056abdcd1d98fe21abdd177a9f1">xSYSCTL_PERIPH_SPI</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga93c7e0e1fe2af61f98391050fda98fe9">SYSCTL_PERIPH_SPI</a></td></tr>
<tr class="memdesc:ga1371a056abdcd1d98fe21abdd177a9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SPI.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga1371a056abdcd1d98fe21abdd177a9f1">More...</a><br/></td></tr>
<tr class="separator:ga1371a056abdcd1d98fe21abdd177a9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d608c1483f25ea7ec1b23ce13bca7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9d608c1483f25ea7ec1b23ce13bca7ba">xSYSCTL_PERIPH_RTC</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga39898ceb954efc6c4eec996a5df959fd">SYSCTL_PERIPH_RTC</a></td></tr>
<tr class="memdesc:ga9d608c1483f25ea7ec1b23ce13bca7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga9d608c1483f25ea7ec1b23ce13bca7ba">More...</a><br/></td></tr>
<tr class="separator:ga9d608c1483f25ea7ec1b23ce13bca7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8070c8be9f611b0c8ae1d209aff40af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga8070c8be9f611b0c8ae1d209aff40af4">xSYSCTL_PERIPH_SSP1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0be4b904719c65eb00c5f18f61d4c202">SYSCTL_PERIPH_SSP1</a></td></tr>
<tr class="memdesc:ga8070c8be9f611b0c8ae1d209aff40af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP 1.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga8070c8be9f611b0c8ae1d209aff40af4">More...</a><br/></td></tr>
<tr class="separator:ga8070c8be9f611b0c8ae1d209aff40af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885442dc3e8279a3eb2081dd89ac8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga885442dc3e8279a3eb2081dd89ac8e76">xSYSCTL_PERIPH_ADC0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a></td></tr>
<tr class="memdesc:ga885442dc3e8279a3eb2081dd89ac8e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga885442dc3e8279a3eb2081dd89ac8e76">More...</a><br/></td></tr>
<tr class="separator:ga885442dc3e8279a3eb2081dd89ac8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2e8490f3d39be8c02e284fac388a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga3f2e8490f3d39be8c02e284fac388a94">xSYSCTL_PERIPH_CAN1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf91b4a05ae9b955e6c065d5394515300">SYSCTL_PERIPH_CAN1</a></td></tr>
<tr class="memdesc:ga3f2e8490f3d39be8c02e284fac388a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 1.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga3f2e8490f3d39be8c02e284fac388a94">More...</a><br/></td></tr>
<tr class="separator:ga3f2e8490f3d39be8c02e284fac388a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be495cfb1922e5fe1bd4c2c86af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga5c5be495cfb1922e5fe1bd4c2c86af37">xSYSCTL_PERIPH_CAN2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga161a969d0d1a13ab941c91dff72e352c">SYSCTL_PERIPH_CAN2</a></td></tr>
<tr class="memdesc:ga5c5be495cfb1922e5fe1bd4c2c86af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 2.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga5c5be495cfb1922e5fe1bd4c2c86af37">More...</a><br/></td></tr>
<tr class="separator:ga5c5be495cfb1922e5fe1bd4c2c86af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d5ebdb8d9b09039b7b9b6e8bee67b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga84d5ebdb8d9b09039b7b9b6e8bee67b7">xSYSCTL_PERIPH_GPIOA</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a></td></tr>
<tr class="memdesc:ga84d5ebdb8d9b09039b7b9b6e8bee67b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO A &ndash;&gt; P0.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga84d5ebdb8d9b09039b7b9b6e8bee67b7">More...</a><br/></td></tr>
<tr class="separator:ga84d5ebdb8d9b09039b7b9b6e8bee67b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab34c788ae763881623275071c02be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga8ab34c788ae763881623275071c02be3">xSYSCTL_PERIPH_GPIOB</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a></td></tr>
<tr class="memdesc:ga8ab34c788ae763881623275071c02be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO B &ndash;&gt; P1.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga8ab34c788ae763881623275071c02be3">More...</a><br/></td></tr>
<tr class="separator:ga8ab34c788ae763881623275071c02be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66449c498969b4fd7c32a8f174876d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gab66449c498969b4fd7c32a8f174876d9">xSYSCTL_PERIPH_GPIOC</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a></td></tr>
<tr class="memdesc:gab66449c498969b4fd7c32a8f174876d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO C &ndash;&gt; P2.  <a href="group__x_sys_ctl___peripheral___i_d.html#gab66449c498969b4fd7c32a8f174876d9">More...</a><br/></td></tr>
<tr class="separator:gab66449c498969b4fd7c32a8f174876d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718eb20018f38a8a97d31b8d47fef678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga718eb20018f38a8a97d31b8d47fef678">xSYSCTL_PERIPH_GPIOD</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a></td></tr>
<tr class="memdesc:ga718eb20018f38a8a97d31b8d47fef678"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO D &ndash;&gt; P3.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga718eb20018f38a8a97d31b8d47fef678">More...</a><br/></td></tr>
<tr class="separator:ga718eb20018f38a8a97d31b8d47fef678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5282abad4ec3a9d93197236e1cb7d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac5282abad4ec3a9d93197236e1cb7d90">xSYSCTL_PERIPH_GPIOE</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a></td></tr>
<tr class="memdesc:gac5282abad4ec3a9d93197236e1cb7d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO E &ndash;&gt; P4.  <a href="group__x_sys_ctl___peripheral___i_d.html#gac5282abad4ec3a9d93197236e1cb7d90">More...</a><br/></td></tr>
<tr class="separator:gac5282abad4ec3a9d93197236e1cb7d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5997546b501f88f8a979ec583ff7f9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga5997546b501f88f8a979ec583ff7f9bf">xSYSCTL_PERIPH_RIT</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab118deac12c07e2bb95e37ffc0c7077f">SYSCTL_PERIPH_RIT</a></td></tr>
<tr class="memdesc:ga5997546b501f88f8a979ec583ff7f9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga5997546b501f88f8a979ec583ff7f9bf">More...</a><br/></td></tr>
<tr class="separator:ga5997546b501f88f8a979ec583ff7f9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00829f1f97fbda4ebb13f13d3fa8f400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga00829f1f97fbda4ebb13f13d3fa8f400">xSYSCTL_PERIPH_MCPWM</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gafe857e7b81ae99068f1f816f8e1ba9ae">SYSCTL_PERIPH_MCPWM</a></td></tr>
<tr class="memdesc:ga00829f1f97fbda4ebb13f13d3fa8f400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM power/clock.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga00829f1f97fbda4ebb13f13d3fa8f400">More...</a><br/></td></tr>
<tr class="separator:ga00829f1f97fbda4ebb13f13d3fa8f400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe2b8de982e1ed8944a274597a507af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga0fe2b8de982e1ed8944a274597a507af">xSYSCTL_PERIPH_QEI</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4c86ff24db73347b08c35b732e52fa97">SYSCTL_PERIPH_QEI</a></td></tr>
<tr class="memdesc:ga0fe2b8de982e1ed8944a274597a507af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga0fe2b8de982e1ed8944a274597a507af">More...</a><br/></td></tr>
<tr class="separator:ga0fe2b8de982e1ed8944a274597a507af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd8288a379971b398b4c4dc9b003432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga5bd8288a379971b398b4c4dc9b003432">xSYSCTL_PERIPH_I2C1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab6f8d33556109f6553d2081dc60e6125">SYSCTL_PERIPH_I2C1</a></td></tr>
<tr class="memdesc:ga5bd8288a379971b398b4c4dc9b003432"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 1.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga5bd8288a379971b398b4c4dc9b003432">More...</a><br/></td></tr>
<tr class="separator:ga5bd8288a379971b398b4c4dc9b003432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c08e1f3a26cc0c1173596b35fbfa16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga0c08e1f3a26cc0c1173596b35fbfa16f">xSYSCTL_PERIPH_SSP0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gabf1236a631f6211be5d88e0e87375638">SYSCTL_PERIPH_SSP0</a></td></tr>
<tr class="memdesc:ga0c08e1f3a26cc0c1173596b35fbfa16f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP 0.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga0c08e1f3a26cc0c1173596b35fbfa16f">More...</a><br/></td></tr>
<tr class="separator:ga0c08e1f3a26cc0c1173596b35fbfa16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9861e42b1fc63cd703d0aae8d3e2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9f9861e42b1fc63cd703d0aae8d3e2a8">xSYSCTL_PERIPH_TIMER2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2e20530c746e8845eee6e18ae701d422">SYSCTL_PERIPH_TIMER2</a></td></tr>
<tr class="memdesc:ga9f9861e42b1fc63cd703d0aae8d3e2a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga9f9861e42b1fc63cd703d0aae8d3e2a8">More...</a><br/></td></tr>
<tr class="separator:ga9f9861e42b1fc63cd703d0aae8d3e2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df6ad2355251ba67d8a91d72fe06e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga8df6ad2355251ba67d8a91d72fe06e7a">xSYSCTL_PERIPH_TIMER3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0389f1e613051488eccb395cb26dc9bc">SYSCTL_PERIPH_TIMER3</a></td></tr>
<tr class="memdesc:ga8df6ad2355251ba67d8a91d72fe06e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga8df6ad2355251ba67d8a91d72fe06e7a">More...</a><br/></td></tr>
<tr class="separator:ga8df6ad2355251ba67d8a91d72fe06e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9255b3ec7427c654342ecd74baede4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9255b3ec7427c654342ecd74baede4c3">xSYSCTL_PERIPH_UART2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8e406bf44131c50caca7dce97811c30e">SYSCTL_PERIPH_UART2</a></td></tr>
<tr class="memdesc:ga9255b3ec7427c654342ecd74baede4c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga9255b3ec7427c654342ecd74baede4c3">More...</a><br/></td></tr>
<tr class="separator:ga9255b3ec7427c654342ecd74baede4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679c319d27dd32dc7c592d834c9e4348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga679c319d27dd32dc7c592d834c9e4348">xSYSCTL_PERIPH_UART3</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga008300433b57c4151556e8373a7b7e5a">SYSCTL_PERIPH_UART3</a></td></tr>
<tr class="memdesc:ga679c319d27dd32dc7c592d834c9e4348"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga679c319d27dd32dc7c592d834c9e4348">More...</a><br/></td></tr>
<tr class="separator:ga679c319d27dd32dc7c592d834c9e4348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1f21d0a9e75e1b6678e81e5b510da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gadf1f21d0a9e75e1b6678e81e5b510da2">xSYSCTL_PERIPH_I2C2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf4f90cc96640b18b106bd02aba375200">SYSCTL_PERIPH_I2C2</a></td></tr>
<tr class="memdesc:gadf1f21d0a9e75e1b6678e81e5b510da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 2.  <a href="group__x_sys_ctl___peripheral___i_d.html#gadf1f21d0a9e75e1b6678e81e5b510da2">More...</a><br/></td></tr>
<tr class="separator:gadf1f21d0a9e75e1b6678e81e5b510da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeef419bed2e9b3393f3fc2a44095c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gadeef419bed2e9b3393f3fc2a44095c60">xSYSCTL_PERIPH_I2S</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gad4d36702ee5957c4a955aa2c84562f23">SYSCTL_PERIPH_I2S</a></td></tr>
<tr class="memdesc:gadeef419bed2e9b3393f3fc2a44095c60"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S.  <a href="group__x_sys_ctl___peripheral___i_d.html#gadeef419bed2e9b3393f3fc2a44095c60">More...</a><br/></td></tr>
<tr class="separator:gadeef419bed2e9b3393f3fc2a44095c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea7ea216ffec1475e331fe82699f4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga2ea7ea216ffec1475e331fe82699f4ed">xSYSCTL_PERIPH_DMA</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4571b1fbe5e52ec65ef639b69a861056">SYSCTL_PERIPH_GPDMA</a></td></tr>
<tr class="memdesc:ga2ea7ea216ffec1475e331fe82699f4ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose DMA.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga2ea7ea216ffec1475e331fe82699f4ed">More...</a><br/></td></tr>
<tr class="separator:ga2ea7ea216ffec1475e331fe82699f4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab436177c7570669f0b88c78c551c33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gab436177c7570669f0b88c78c551c33e9">xSYSCTL_PERIPH_ETH</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaedadfa4726cdf9a804ccb45256fd0d71">SYSCTL_PERIPH_ETH</a></td></tr>
<tr class="memdesc:gab436177c7570669f0b88c78c551c33e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet.  <a href="group__x_sys_ctl___peripheral___i_d.html#gab436177c7570669f0b88c78c551c33e9">More...</a><br/></td></tr>
<tr class="separator:gab436177c7570669f0b88c78c551c33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ac7201661a92be887173a1b6d3ae4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga55ac7201661a92be887173a1b6d3ae4e">xSYSCTL_PERIPH_USB</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8c6345499758b863f882e9927c44cdca">SYSCTL_PERIPH_USB</a></td></tr>
<tr class="memdesc:ga55ac7201661a92be887173a1b6d3ae4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB.  <a href="group__x_sys_ctl___peripheral___i_d.html#ga55ac7201661a92be887173a1b6d3ae4e">More...</a><br/></td></tr>
<tr class="separator:ga55ac7201661a92be887173a1b6d3ae4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c09a89fcb10bd090b533ae5ddf0aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gae6c09a89fcb10bd090b533ae5ddf0aad">xSYSCTL_OSC_MAIN</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a></td></tr>
<tr class="memdesc:gae6c09a89fcb10bd090b533ae5ddf0aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Osc.  <a href="group__x_sys_ctl___clock___set___config.html#gae6c09a89fcb10bd090b533ae5ddf0aad">More...</a><br/></td></tr>
<tr class="separator:gae6c09a89fcb10bd090b533ae5ddf0aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213e78b37e41c1abbf280cb95e199d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga213e78b37e41c1abbf280cb95e199d63">xSYSCTL_OSC_INT</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a></td></tr>
<tr class="memdesc:ga213e78b37e41c1abbf280cb95e199d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal RC.  <a href="group__x_sys_ctl___clock___set___config.html#ga213e78b37e41c1abbf280cb95e199d63">More...</a><br/></td></tr>
<tr class="separator:ga213e78b37e41c1abbf280cb95e199d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fd607fae66d5ab24d0c2c3e1d00324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga45fd607fae66d5ab24d0c2c3e1d00324">xSYSCTL_XTAL_1MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gababb14a3e266e3d5b8547a9fefdcc50e">SYSCTL_XTAL_1_MHZ</a></td></tr>
<tr class="memdesc:ga45fd607fae66d5ab24d0c2c3e1d00324"><td class="mdescLeft">&#160;</td><td class="mdescRight">XTAL Select.  <a href="group__x_sys_ctl___clock___set___config.html#ga45fd607fae66d5ab24d0c2c3e1d00324">More...</a><br/></td></tr>
<tr class="separator:ga45fd607fae66d5ab24d0c2c3e1d00324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49f557a705f385a8da051b4e5cd89ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf49f557a705f385a8da051b4e5cd89ca">xSYSCTL_XTAL_2MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gafdcfa16d16a2230015041f263fb57546">SYSCTL_XTAL_2_MHZ</a></td></tr>
<tr class="separator:gaf49f557a705f385a8da051b4e5cd89ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b90ccdefe31b9cc8392adfa37952c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga3b90ccdefe31b9cc8392adfa37952c29">xSYSCTL_XTAL_3MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaea2a64278d97e464e3cc2d4efc3b4d9f">SYSCTL_XTAL_3_MHZ</a></td></tr>
<tr class="separator:ga3b90ccdefe31b9cc8392adfa37952c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b58248743f2fa4ecc85d9b6b65811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga4b9b58248743f2fa4ecc85d9b6b65811">xSYSCTL_XTAL_4MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga1c16907223f4004b5c29d9b48a438dc1">SYSCTL_XTAL_4_MHZ</a></td></tr>
<tr class="separator:ga4b9b58248743f2fa4ecc85d9b6b65811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600c0980b4f2996c42eff975ff9faca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga600c0980b4f2996c42eff975ff9faca5">xSYSCTL_XTAL_5MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga0a4866e4104daa70056166ceb631631f">SYSCTL_XTAL_5_MHZ</a></td></tr>
<tr class="separator:ga600c0980b4f2996c42eff975ff9faca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ab8e047df7007e92e654c8b60672ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga97ab8e047df7007e92e654c8b60672ab">xSYSCTL_XTAL_6MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gae2cb70bea244349a5cf5e93f857185ce">SYSCTL_XTAL_6_MHZ</a></td></tr>
<tr class="separator:ga97ab8e047df7007e92e654c8b60672ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbec524855bc0d7522e7f365ddf24bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gabbec524855bc0d7522e7f365ddf24bf2">xSYSCTL_XTAL_7MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5805385d2e1f904029d109760d1420f6">SYSCTL_XTAL_7_MHZ</a></td></tr>
<tr class="separator:gabbec524855bc0d7522e7f365ddf24bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff49de1e1fc1fc5b24cd885ceb50169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga9ff49de1e1fc1fc5b24cd885ceb50169">xSYSCTL_XTAL_8MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa66b81a067cafa926ca7a9fe82cfe8df">SYSCTL_XTAL_8_MHZ</a></td></tr>
<tr class="separator:ga9ff49de1e1fc1fc5b24cd885ceb50169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c0a4135ea785cdd4cef1b214798c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga94c0a4135ea785cdd4cef1b214798c6d">xSYSCTL_XTAL_9MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga789bdc05c44b4be140639f43f3721474">SYSCTL_XTAL_9_MHZ</a></td></tr>
<tr class="separator:ga94c0a4135ea785cdd4cef1b214798c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f1c17a8799f4667165bef737c1a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga4a1f1c17a8799f4667165bef737c1a2e">xSYSCTL_XTAL_10MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaf65250209b366cd4c7afa59d25a11b11">SYSCTL_XTAL_10_MHZ</a></td></tr>
<tr class="separator:ga4a1f1c17a8799f4667165bef737c1a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3034fc551e15a20c87cbbce65b924c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga3034fc551e15a20c87cbbce65b924c1d">xSYSCTL_XTAL_11MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga46351cfb16405e876093322408f0bf16">SYSCTL_XTAL_11_MHZ</a></td></tr>
<tr class="separator:ga3034fc551e15a20c87cbbce65b924c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0586b3608689f13377e71a5a87e191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga1a0586b3608689f13377e71a5a87e191">xSYSCTL_XTAL_12MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga3d1f664c842d1a7c71b541d7e838e236">SYSCTL_XTAL_12_MHZ</a></td></tr>
<tr class="separator:ga1a0586b3608689f13377e71a5a87e191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3e55fdd1ba732c22897c9b75943ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga3e3e55fdd1ba732c22897c9b75943ddd">xSYSCTL_XTAL_13MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga914b13790baa688d468ef51183ae0de4">SYSCTL_XTAL_13_MHZ</a></td></tr>
<tr class="separator:ga3e3e55fdd1ba732c22897c9b75943ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c6e9b2e2f2be81409feb50e728cb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga11c6e9b2e2f2be81409feb50e728cb56">xSYSCTL_XTAL_14MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaba565674ad7edacee18b5514f76be7b4">SYSCTL_XTAL_14_MHZ</a></td></tr>
<tr class="separator:ga11c6e9b2e2f2be81409feb50e728cb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333bcf0a300f5ed963025ca3dacee78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga333bcf0a300f5ed963025ca3dacee78a">xSYSCTL_XTAL_15MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga6b22beccf7acc57b6b780e56f61919fd">SYSCTL_XTAL_15_MHZ</a></td></tr>
<tr class="separator:ga333bcf0a300f5ed963025ca3dacee78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c9f6098930e23bd0ce15b61083bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga28c9f6098930e23bd0ce15b61083bc5e">xSYSCTL_XTAL_16MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga32bfd2d5dd163a65554293d9458cac37">SYSCTL_XTAL_16_MHZ</a></td></tr>
<tr class="separator:ga28c9f6098930e23bd0ce15b61083bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7e1bab903fee1da02f325d627052fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaee7e1bab903fee1da02f325d627052fb">xSYSCTL_XTAL_17MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gad34c02a573bc317e0abb2ccc5b9dea14">SYSCTL_XTAL_17_MHZ</a></td></tr>
<tr class="separator:gaee7e1bab903fee1da02f325d627052fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028622685e7c3b2c5f9e5f8306455993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga028622685e7c3b2c5f9e5f8306455993">xSYSCTL_XTAL_18MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga46d70dc125ccf04f5c6d045f936d040d">SYSCTL_XTAL_18_MHZ</a></td></tr>
<tr class="separator:ga028622685e7c3b2c5f9e5f8306455993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71708935a8a91e479c116237e8631ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf71708935a8a91e479c116237e8631ee">xSYSCTL_XTAL_19MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5b5fe7e0e591eec3301c237c7d330e91">SYSCTL_XTAL_19_MHZ</a></td></tr>
<tr class="separator:gaf71708935a8a91e479c116237e8631ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adf22795dff6604f3f4bbfc7a0fac57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga6adf22795dff6604f3f4bbfc7a0fac57">xSYSCTL_XTAL_20MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5dfd9e4854e7d2f29b9b88477276c122">SYSCTL_XTAL_20_MHZ</a></td></tr>
<tr class="separator:ga6adf22795dff6604f3f4bbfc7a0fac57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a352b7f23c7bf449eec0941e5dbd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf9a352b7f23c7bf449eec0941e5dbd00">xSYSCTL_XTAL_21MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga44b5d6a354c58cf96f167756e76ebfd8">SYSCTL_XTAL_21_MHZ</a></td></tr>
<tr class="separator:gaf9a352b7f23c7bf449eec0941e5dbd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056f84acd63fedc48127eeb9caedd894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga056f84acd63fedc48127eeb9caedd894">xSYSCTL_XTAL_22MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga6a3f60c9a637b20c4439bfa8583ce722">SYSCTL_XTAL_22_MHZ</a></td></tr>
<tr class="separator:ga056f84acd63fedc48127eeb9caedd894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e57eac62b11231a0aa467ce55fa06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga2e57eac62b11231a0aa467ce55fa06f8">xSYSCTL_XTAL_23MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga1da6697c227c893343c7b917a704bb35">SYSCTL_XTAL_23_MHZ</a></td></tr>
<tr class="separator:ga2e57eac62b11231a0aa467ce55fa06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9ad7b61e65a1cbce10e63ef8b897f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga5ab9ad7b61e65a1cbce10e63ef8b897f">xSYSCTL_XTAL_24MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa3a9a5cc728f0b2a4c153ac268eb7c1c">SYSCTL_XTAL_24_MHZ</a></td></tr>
<tr class="separator:ga5ab9ad7b61e65a1cbce10e63ef8b897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d499e2809dde3bbece17bc2823ef8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga34d499e2809dde3bbece17bc2823ef8a">xSYSCTL_XTAL_25MHZ</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5501f4215784f12aba6502ec5787ca53">SYSCTL_XTAL_25_MHZ</a></td></tr>
<tr class="separator:ga34d499e2809dde3bbece17bc2823ef8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c467f531d46064c74f417724f7d615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#gaf8c467f531d46064c74f417724f7d615">xSYSCTL_INT_OSC_DIS</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga2314c738025eb4269259ba25295dd1e1">SYSCTL_INT_OSC_DIS</a></td></tr>
<tr class="memdesc:gaf8c467f531d46064c74f417724f7d615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable internal oscillator.  <a href="group__x_sys_ctl___clock___set___config.html#gaf8c467f531d46064c74f417724f7d615">More...</a><br/></td></tr>
<tr class="separator:gaf8c467f531d46064c74f417724f7d615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582f4776600934c1606f69856e39f24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga582f4776600934c1606f69856e39f24d">xSYSCTL_MAIN_OSC_DIS</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gac6a1aba3fe0842f02ff27a4e93cfde4f">SYSCTL_MAIN_OSC_DIS</a></td></tr>
<tr class="memdesc:ga582f4776600934c1606f69856e39f24d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable main oscillator.  <a href="group__x_sys_ctl___clock___set___config.html#ga582f4776600934c1606f69856e39f24d">More...</a><br/></td></tr>
<tr class="separator:ga582f4776600934c1606f69856e39f24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7373876628d82429b7e5c3169d82d6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___clock___set___config.html#ga7373876628d82429b7e5c3169d82d6f6">xSYSCTL_PLL_PWRDN</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gafd27e473cfb6fa444873164ba559d2cf">SYSCTL_PLL_PWRDN</a></td></tr>
<tr class="memdesc:ga7373876628d82429b7e5c3169d82d6f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group__x_sys_ctl___clock___set___config.html#ga7373876628d82429b7e5c3169d82d6f6">More...</a><br/></td></tr>
<tr class="separator:ga7373876628d82429b7e5c3169d82d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32f7b7d19cabbd846e59be5f5c98193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad32f7b7d19cabbd846e59be5f5c98193">xSYSCTL_WDT_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a></td></tr>
<tr class="memdesc:gad32f7b7d19cabbd846e59be5f5c98193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gad32f7b7d19cabbd846e59be5f5c98193">More...</a><br/></td></tr>
<tr class="separator:gad32f7b7d19cabbd846e59be5f5c98193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2344a32663ae94027567beaab96e94a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga2344a32663ae94027567beaab96e94a6">xSYSCTL_TIMER0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a></td></tr>
<tr class="memdesc:ga2344a32663ae94027567beaab96e94a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 0.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga2344a32663ae94027567beaab96e94a6">More...</a><br/></td></tr>
<tr class="separator:ga2344a32663ae94027567beaab96e94a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46b959c977ebb9787deff1da74987a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga6b46b959c977ebb9787deff1da74987a">xSYSCTL_TIMER1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a></td></tr>
<tr class="memdesc:ga6b46b959c977ebb9787deff1da74987a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga6b46b959c977ebb9787deff1da74987a">More...</a><br/></td></tr>
<tr class="separator:ga6b46b959c977ebb9787deff1da74987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc7f42f00204db3a1c0ef00d1100e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7fc7f42f00204db3a1c0ef00d1100e84">xSYSCTL_UART0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a></td></tr>
<tr class="memdesc:ga7fc7f42f00204db3a1c0ef00d1100e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 0.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga7fc7f42f00204db3a1c0ef00d1100e84">More...</a><br/></td></tr>
<tr class="separator:ga7fc7f42f00204db3a1c0ef00d1100e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971d3b37afdc89f239de86ded0d95009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga971d3b37afdc89f239de86ded0d95009">xSYSCTL_UART1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a></td></tr>
<tr class="memdesc:ga971d3b37afdc89f239de86ded0d95009"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 1.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga971d3b37afdc89f239de86ded0d95009">More...</a><br/></td></tr>
<tr class="separator:ga971d3b37afdc89f239de86ded0d95009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea048640e0b7336ced50e8e2b8cdc533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaea048640e0b7336ced50e8e2b8cdc533">xSYSCTL_PWM1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a></td></tr>
<tr class="memdesc:gaea048640e0b7336ced50e8e2b8cdc533"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM 1.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaea048640e0b7336ced50e8e2b8cdc533">More...</a><br/></td></tr>
<tr class="separator:gaea048640e0b7336ced50e8e2b8cdc533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c46d434a74404f103a19842b0e9340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga23c46d434a74404f103a19842b0e9340">xSYSCTL_I2C0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a></td></tr>
<tr class="memdesc:ga23c46d434a74404f103a19842b0e9340"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 0.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga23c46d434a74404f103a19842b0e9340">More...</a><br/></td></tr>
<tr class="separator:ga23c46d434a74404f103a19842b0e9340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b82ca5ee0230b5980cdc0a9034f2e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7b82ca5ee0230b5980cdc0a9034f2e4b">xSYSCTL_SPI_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a></td></tr>
<tr class="memdesc:ga7b82ca5ee0230b5980cdc0a9034f2e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga7b82ca5ee0230b5980cdc0a9034f2e4b">More...</a><br/></td></tr>
<tr class="separator:ga7b82ca5ee0230b5980cdc0a9034f2e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85356d30292e34203914f71323b0e741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga85356d30292e34203914f71323b0e741">xSYSCTL_SSP1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a></td></tr>
<tr class="memdesc:ga85356d30292e34203914f71323b0e741"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP1.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga85356d30292e34203914f71323b0e741">More...</a><br/></td></tr>
<tr class="separator:ga85356d30292e34203914f71323b0e741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5ab121d755739467f4008b6158bce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7c5ab121d755739467f4008b6158bce0">xSYSCTL_DAC_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a></td></tr>
<tr class="memdesc:ga7c5ab121d755739467f4008b6158bce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga7c5ab121d755739467f4008b6158bce0">More...</a><br/></td></tr>
<tr class="separator:ga7c5ab121d755739467f4008b6158bce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f535b61a987200ff9f9d0421ab04c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga41f535b61a987200ff9f9d0421ab04c5">xSYSCTL_ADC_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a></td></tr>
<tr class="memdesc:ga41f535b61a987200ff9f9d0421ab04c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga41f535b61a987200ff9f9d0421ab04c5">More...</a><br/></td></tr>
<tr class="separator:ga41f535b61a987200ff9f9d0421ab04c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1e82fa7d8c0bb49827862208d8261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga9f1e82fa7d8c0bb49827862208d8261a">xSYSCTL_CAN1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a></td></tr>
<tr class="memdesc:ga9f1e82fa7d8c0bb49827862208d8261a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN1.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga9f1e82fa7d8c0bb49827862208d8261a">More...</a><br/></td></tr>
<tr class="separator:ga9f1e82fa7d8c0bb49827862208d8261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3986e25014ce51e6763948b351a29d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga3986e25014ce51e6763948b351a29d24">xSYSCTL_CAN2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a></td></tr>
<tr class="memdesc:ga3986e25014ce51e6763948b351a29d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN2.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga3986e25014ce51e6763948b351a29d24">More...</a><br/></td></tr>
<tr class="separator:ga3986e25014ce51e6763948b351a29d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6ecca1a4c23724c29dbeb7c8c4e6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gafc6ecca1a4c23724c29dbeb7c8c4e6ef">xSYSCTL_ACF_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a></td></tr>
<tr class="memdesc:gafc6ecca1a4c23724c29dbeb7c8c4e6ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACF.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gafc6ecca1a4c23724c29dbeb7c8c4e6ef">More...</a><br/></td></tr>
<tr class="separator:gafc6ecca1a4c23724c29dbeb7c8c4e6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537be06ce422a6337610bf2ce9a5cc5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga537be06ce422a6337610bf2ce9a5cc5b">xSYSCTL_QEI_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a></td></tr>
<tr class="memdesc:ga537be06ce422a6337610bf2ce9a5cc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga537be06ce422a6337610bf2ce9a5cc5b">More...</a><br/></td></tr>
<tr class="separator:ga537be06ce422a6337610bf2ce9a5cc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890783025d26afc56eae66aced11e246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga890783025d26afc56eae66aced11e246">xSYSCTL_GPIOINT_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a></td></tr>
<tr class="memdesc:ga890783025d26afc56eae66aced11e246"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga890783025d26afc56eae66aced11e246">More...</a><br/></td></tr>
<tr class="separator:ga890783025d26afc56eae66aced11e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae8ba9a11cf71bec42daa719b26396c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaeae8ba9a11cf71bec42daa719b26396c">xSYSCTL_PCB_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a></td></tr>
<tr class="memdesc:gaeae8ba9a11cf71bec42daa719b26396c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Connect block.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaeae8ba9a11cf71bec42daa719b26396c">More...</a><br/></td></tr>
<tr class="separator:gaeae8ba9a11cf71bec42daa719b26396c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d5a7fc28a7a1936989c43b72d1c17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga36d5a7fc28a7a1936989c43b72d1c17f">xSYSCTL_I2C1_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a></td></tr>
<tr class="memdesc:ga36d5a7fc28a7a1936989c43b72d1c17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga36d5a7fc28a7a1936989c43b72d1c17f">More...</a><br/></td></tr>
<tr class="separator:ga36d5a7fc28a7a1936989c43b72d1c17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4754cf87bc0e90e1ff2c3204d508383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf4754cf87bc0e90e1ff2c3204d508383">xSYSCTL_SSP0_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a></td></tr>
<tr class="memdesc:gaf4754cf87bc0e90e1ff2c3204d508383"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP0.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaf4754cf87bc0e90e1ff2c3204d508383">More...</a><br/></td></tr>
<tr class="separator:gaf4754cf87bc0e90e1ff2c3204d508383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da2c04f6854016668a7240fe239e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga23da2c04f6854016668a7240fe239e73">xSYSCTL_TIMER2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a></td></tr>
<tr class="memdesc:ga23da2c04f6854016668a7240fe239e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga23da2c04f6854016668a7240fe239e73">More...</a><br/></td></tr>
<tr class="separator:ga23da2c04f6854016668a7240fe239e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf9fbee817d9926725a7d8b8485822a9c">xSYSCTL_TIMER3_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a></td></tr>
<tr class="memdesc:gaf9fbee817d9926725a7d8b8485822a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaf9fbee817d9926725a7d8b8485822a9c">More...</a><br/></td></tr>
<tr class="separator:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf959ae5e772d3fb4e63a5f1f23ee89fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf959ae5e772d3fb4e63a5f1f23ee89fc">xSYSCTL_UART2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a></td></tr>
<tr class="memdesc:gaf959ae5e772d3fb4e63a5f1f23ee89fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaf959ae5e772d3fb4e63a5f1f23ee89fc">More...</a><br/></td></tr>
<tr class="separator:gaf959ae5e772d3fb4e63a5f1f23ee89fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c005371b761834b1f2f303a0866ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga94c005371b761834b1f2f303a0866ad6">xSYSCTL_UART3_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a></td></tr>
<tr class="memdesc:ga94c005371b761834b1f2f303a0866ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga94c005371b761834b1f2f303a0866ad6">More...</a><br/></td></tr>
<tr class="separator:ga94c005371b761834b1f2f303a0866ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9284990dbda4128d72eb9f270426783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga9284990dbda4128d72eb9f270426783f">xSYSCTL_I2C2_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a></td></tr>
<tr class="memdesc:ga9284990dbda4128d72eb9f270426783f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 2.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga9284990dbda4128d72eb9f270426783f">More...</a><br/></td></tr>
<tr class="separator:ga9284990dbda4128d72eb9f270426783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55353a2bb6fcdef0cb1d5f188b5db7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga55353a2bb6fcdef0cb1d5f188b5db7df">xSYSCTL_I2S_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a></td></tr>
<tr class="memdesc:ga55353a2bb6fcdef0cb1d5f188b5db7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga55353a2bb6fcdef0cb1d5f188b5db7df">More...</a><br/></td></tr>
<tr class="separator:ga55353a2bb6fcdef0cb1d5f188b5db7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea38aac4ff4b36aa3e553d494257285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga0ea38aac4ff4b36aa3e553d494257285">xSYSCTL_RIT_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a></td></tr>
<tr class="memdesc:ga0ea38aac4ff4b36aa3e553d494257285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga0ea38aac4ff4b36aa3e553d494257285">More...</a><br/></td></tr>
<tr class="separator:ga0ea38aac4ff4b36aa3e553d494257285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b526021cff5dd15e12846580139fa16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1b526021cff5dd15e12846580139fa16">xSYSCTL_SYSCON_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a></td></tr>
<tr class="memdesc:ga1b526021cff5dd15e12846580139fa16"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control block.  <a href="group__x_sys_ctl___peripheral___src___clk.html#ga1b526021cff5dd15e12846580139fa16">More...</a><br/></td></tr>
<tr class="separator:ga1b526021cff5dd15e12846580139fa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc67c8bc85a06d687df7440ec5d64a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaedc67c8bc85a06d687df7440ec5d64a6">xSYSCTL_MC_HCLK</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a></td></tr>
<tr class="memdesc:gaedc67c8bc85a06d687df7440ec5d64a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM.  <a href="group__x_sys_ctl___peripheral___src___clk.html#gaedc67c8bc85a06d687df7440ec5d64a6">More...</a><br/></td></tr>
<tr class="separator:gaedc67c8bc85a06d687df7440ec5d64a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a14a7bb6c310840d5fc57f84166bc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga7a14a7bb6c310840d5fc57f84166bc9b">MCO</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7a14a7bb6c310840d5fc57f84166bc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf42cce5bf5b6717ad2b4be3e1f53ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gaebf42cce5bf5b6717ad2b4be3e1f53ae">I2S2</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaebf42cce5bf5b6717ad2b4be3e1f53ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab404f66ea34fc6b25802b264cc3724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gabab404f66ea34fc6b25802b264cc3724">I2S3</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabab404f66ea34fc6b25802b264cc3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gafeeffe52c8fd59db7c61cf8b02042dbf">INT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">internal high speed oscillator  <a href="group__x_sys_ctl___peripheral___short.html#gafeeffe52c8fd59db7c61cf8b02042dbf">More...</a><br/></td></tr>
<tr class="separator:gafeeffe52c8fd59db7c61cf8b02042dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585a47262f34872b6f2a3920c5555ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga585a47262f34872b6f2a3920c5555ea5">HCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga585a47262f34872b6f2a3920c5555ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The system clock.  <a href="group__x_sys_ctl___peripheral___short.html#ga585a47262f34872b6f2a3920c5555ea5">More...</a><br/></td></tr>
<tr class="separator:ga585a47262f34872b6f2a3920c5555ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38390565f236433dbdadcee98550268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gab38390565f236433dbdadcee98550268">HCLK_2048</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab38390565f236433dbdadcee98550268"><td class="mdescLeft">&#160;</td><td class="mdescRight">The system clock divide by 2048.  <a href="group__x_sys_ctl___peripheral___short.html#gab38390565f236433dbdadcee98550268">More...</a><br/></td></tr>
<tr class="separator:gab38390565f236433dbdadcee98550268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5023fe0f1fdb7513f25dd8975c36864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gac5023fe0f1fdb7513f25dd8975c36864">EXTSL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac5023fe0f1fdb7513f25dd8975c36864"><td class="mdescLeft">&#160;</td><td class="mdescRight">external low speed crystal  <a href="group__x_sys_ctl___peripheral___short.html#gac5023fe0f1fdb7513f25dd8975c36864">More...</a><br/></td></tr>
<tr class="separator:gac5023fe0f1fdb7513f25dd8975c36864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0d7fe554e456ec7c6a46c5dc8ab110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#gaec0d7fe554e456ec7c6a46c5dc8ab110">INTSL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaec0d7fe554e456ec7c6a46c5dc8ab110"><td class="mdescLeft">&#160;</td><td class="mdescRight">internal low speed oscillator  <a href="group__x_sys_ctl___peripheral___short.html#gaec0d7fe554e456ec7c6a46c5dc8ab110">More...</a><br/></td></tr>
<tr class="separator:gaec0d7fe554e456ec7c6a46c5dc8ab110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b04bd23b07b485921a728ad0805ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga34b04bd23b07b485921a728ad0805ac4">MAIN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga34b04bd23b07b485921a728ad0805ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">external high speed oscillator  <a href="group__x_sys_ctl___peripheral___short.html#ga34b04bd23b07b485921a728ad0805ac4">More...</a><br/></td></tr>
<tr class="separator:ga34b04bd23b07b485921a728ad0805ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca8c7fe9892e150e5422bf40ec7fda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga4ca8c7fe9892e150e5422bf40ec7fda2">PLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4ca8c7fe9892e150e5422bf40ec7fda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output.  <a href="group__x_sys_ctl___peripheral___short.html#ga4ca8c7fe9892e150e5422bf40ec7fda2">More...</a><br/></td></tr>
<tr class="separator:ga4ca8c7fe9892e150e5422bf40ec7fda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36eb828c8839fd5475a1bc2d59d2384b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga36eb828c8839fd5475a1bc2d59d2384b">PLL_2</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga36eb828c8839fd5475a1bc2d59d2384b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output divide by 2.  <a href="group__x_sys_ctl___peripheral___short.html#ga36eb828c8839fd5475a1bc2d59d2384b">More...</a><br/></td></tr>
<tr class="separator:ga36eb828c8839fd5475a1bc2d59d2384b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a71d975eef2e479435f8941037e901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___short.html#ga98a71d975eef2e479435f8941037e901">EXTTRG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga98a71d975eef2e479435f8941037e901"><td class="mdescLeft">&#160;</td><td class="mdescRight">external clock input  <a href="group__x_sys_ctl___peripheral___short.html#ga98a71d975eef2e479435f8941037e901">More...</a><br/></td></tr>
<tr class="separator:ga98a71d975eef2e479435f8941037e901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac735bf3dbb0c1ea0ff85579f9c7ff905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gac735bf3dbb0c1ea0ff85579f9c7ff905">xSysCtlPeripheralReset</a>(ulPeripheralID)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9d110072f28bc077c022ae393026e198">SysCtlPeripheralReset</a>(ulPeripheralID)</td></tr>
<tr class="memdesc:gac735bf3dbb0c1ea0ff85579f9c7ff905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a software reset of a peripheral. This function performs a software reset of the specified peripheral. An individual peripheral reset signal is asserted for a brief period and then deasserted, returning the internal state of the peripheral to its reset condition.  <a href="group__x_sys_ctl___exported___a_p_is.html#gac735bf3dbb0c1ea0ff85579f9c7ff905">More...</a><br/></td></tr>
<tr class="separator:gac735bf3dbb0c1ea0ff85579f9c7ff905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065374b3e5fab89caf28fbacefb44d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga065374b3e5fab89caf28fbacefb44d3f">xSysCtlPeripheralEnable</a>(ulPeripheralID)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a>(ulPeripheralID)</td></tr>
<tr class="memdesc:ga065374b3e5fab89caf28fbacefb44d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral. Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga065374b3e5fab89caf28fbacefb44d3f">More...</a><br/></td></tr>
<tr class="separator:ga065374b3e5fab89caf28fbacefb44d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6e1eb25514755e5fda1b716e42a099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4d6e1eb25514755e5fda1b716e42a099">xSysCtlPeripheralDisable</a>(ulPeripheralID)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a>(ulPeripheralID)</td></tr>
<tr class="memdesc:ga4d6e1eb25514755e5fda1b716e42a099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral. Peripherals are disabled with this function. Once disabled, they will not operate or respond to register reads/writes.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga4d6e1eb25514755e5fda1b716e42a099">More...</a><br/></td></tr>
<tr class="separator:ga4d6e1eb25514755e5fda1b716e42a099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64554217c10a48858644ec401f66643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gac64554217c10a48858644ec401f66643">xSysCtlPeripheralEnable2</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a5d5b03cfbdca583a865784de64842be0">SysCtlPeripheralEnable2</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:gac64554217c10a48858644ec401f66643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a peripheral. Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="group__x_sys_ctl___exported___a_p_is.html#gac64554217c10a48858644ec401f66643">More...</a><br/></td></tr>
<tr class="separator:gac64554217c10a48858644ec401f66643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f78814f46d52164669f4702f9f43c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4f78814f46d52164669f4702f9f43c33">xSysCtlPeripheralDisable2</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a718653a7737098629f5c77ff589c8558">SysCtlPeripheralDisable2</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:ga4f78814f46d52164669f4702f9f43c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral. Peripherals are disabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga4f78814f46d52164669f4702f9f43c33">More...</a><br/></td></tr>
<tr class="separator:ga4f78814f46d52164669f4702f9f43c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb99aed7c7c333098a094e1fdeb019bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaeb99aed7c7c333098a094e1fdeb019bb">xSysCtlPeripheralReset2</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a0beabcdc407eb5700e24566adaf9538d">SysCtlPeripheralReset2</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:gaeb99aed7c7c333098a094e1fdeb019bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset a peripheral. Peripherals are Reset with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="group__x_sys_ctl___exported___a_p_is.html#gaeb99aed7c7c333098a094e1fdeb019bb">More...</a><br/></td></tr>
<tr class="separator:gaeb99aed7c7c333098a094e1fdeb019bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3abcb9ea3d71518cd67ef82a91f62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga9b3abcb9ea3d71518cd67ef82a91f62d">xSysCtlPeripheraIntNumGet</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a8a3828560e8f05a73c785a2cfa822eb5">SysCtlPeripheraIntNumGet</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:ga9b3abcb9ea3d71518cd67ef82a91f62d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral interrupt number through peripheral base.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga9b3abcb9ea3d71518cd67ef82a91f62d">More...</a><br/></td></tr>
<tr class="separator:ga9b3abcb9ea3d71518cd67ef82a91f62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed916b87989578580df28f156be82b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaed916b87989578580df28f156be82b09">xSysCtlClockSet</a>(ulSysClk, ulConfig)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">SysCtlClockSet</a>(ulSysClk, ulConfig)</td></tr>
<tr class="memdesc:gaed916b87989578580df28f156be82b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clocking of the device. This function configures the clocking of the device. The input crystal frequency, oscillator to be used, use of the PLL, and the system clock divider are all configured with this function.  <a href="group__x_sys_ctl___exported___a_p_is.html#gaed916b87989578580df28f156be82b09">More...</a><br/></td></tr>
<tr class="separator:gaed916b87989578580df28f156be82b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516174878087d6ed826a3002ee9e74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga516174878087d6ed826a3002ee9e74cc">xSysCtlClockGet</a>()&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7fd64f17ef7b589c51d72df5837f13eb">SysCtlClockGet</a>()</td></tr>
<tr class="memdesc:ga516174878087d6ed826a3002ee9e74cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the processor clock rate. This function determines the clock rate of the processor clock. This is also the clock rate of all the peripheral modules (with the exception of PWM, which has its own clock divider).  <a href="group__x_sys_ctl___exported___a_p_is.html#ga516174878087d6ed826a3002ee9e74cc">More...</a><br/></td></tr>
<tr class="separator:ga516174878087d6ed826a3002ee9e74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7c97638eee372a98de5dd2e0de5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gadbc7c97638eee372a98de5dd2e0de5e4">xSysCtlDelay</a>(ulCount)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga87bc1f4fe7be0b76834c4a0fc573845f">SysCtlDelay</a>(ulCount)</td></tr>
<tr class="memdesc:gadbc7c97638eee372a98de5dd2e0de5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a small delay. This function provides a means of generating a constant length delay. It is written in assembly to keep the delay consistent across tool chains, avoiding the need to tune the delay based on the tool chain in use. The loop takes 3 cycles/loop.  <a href="group__x_sys_ctl___exported___a_p_is.html#gadbc7c97638eee372a98de5dd2e0de5e4">More...</a><br/></td></tr>
<tr class="separator:gadbc7c97638eee372a98de5dd2e0de5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb4ee134af4708cb77329d92d57ed2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4eb4ee134af4708cb77329d92d57ed2c">xSysCtlReset</a>()&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a>()</td></tr>
<tr class="memdesc:ga4eb4ee134af4708cb77329d92d57ed2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the device. This function will perform a software reset of the entire device. The processor and all peripherals will be reset and all device registers will return to their default values (with the exception of the reset cause register, which will maintain its current value but have the software reset bit set as well).  <a href="group__x_sys_ctl___exported___a_p_is.html#ga4eb4ee134af4708cb77329d92d57ed2c">More...</a><br/></td></tr>
<tr class="separator:ga4eb4ee134af4708cb77329d92d57ed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1503dd2456feffa933144bf0a61957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga9d1503dd2456feffa933144bf0a61957">xSysCtlSleep</a>()&#160;&#160;&#160;SysCtlSleep()</td></tr>
<tr class="memdesc:ga9d1503dd2456feffa933144bf0a61957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put the processor into sleep mode. This function places the processor into sleep mode; it will not return until the processor returns to run mode. The peripherals that are enabled via SysCtlPeripheralSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate).  <a href="group__x_sys_ctl___exported___a_p_is.html#ga9d1503dd2456feffa933144bf0a61957">More...</a><br/></td></tr>
<tr class="separator:ga9d1503dd2456feffa933144bf0a61957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c526d5433a0933e918252b7b7055c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gad8c526d5433a0933e918252b7b7055c3">xSysCtlPeripheralClockSourceSet</a>(ulPeripheralSrc, ulDivide)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8bd042b9df3b233d82ba6e1c92042804">SysCtlPeripheralClockSourceSet</a>(ulPeripheralSrc, ulDivide)</td></tr>
<tr class="memdesc:gad8c526d5433a0933e918252b7b7055c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a peripheral clock source and peripheral divide.  <a href="group__x_sys_ctl___exported___a_p_is.html#gad8c526d5433a0933e918252b7b7055c3">More...</a><br/></td></tr>
<tr class="separator:gad8c526d5433a0933e918252b7b7055c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714909504079f289ad6248ca5fb1860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga8714909504079f289ad6248ca5fb1860">xSysCtlPeripheralClockSourceSet2</a>(ePeripheral, ulPeripheralSrc, ulDivide)</td></tr>
<tr class="memdesc:ga8714909504079f289ad6248ca5fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a peripheral clock source and peripheral divide.  <a href="group__x_sys_ctl___exported___a_p_is.html#ga8714909504079f289ad6248ca5fb1860">More...</a><br/></td></tr>
<tr class="separator:ga8714909504079f289ad6248ca5fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25606e75502604523a7ca883c6e2bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa25606e75502604523a7ca883c6e2bd9">SYSCTL_XTAL_nMHZ_MASK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 4, 0)</td></tr>
<tr class="separator:gaa25606e75502604523a7ca883c6e2bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb14a3e266e3d5b8547a9fefdcc50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gababb14a3e266e3d5b8547a9fefdcc50e">SYSCTL_XTAL_1_MHZ</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gababb14a3e266e3d5b8547a9fefdcc50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 1 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gababb14a3e266e3d5b8547a9fefdcc50e">More...</a><br/></td></tr>
<tr class="separator:gababb14a3e266e3d5b8547a9fefdcc50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcfa16d16a2230015041f263fb57546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gafdcfa16d16a2230015041f263fb57546">SYSCTL_XTAL_2_MHZ</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gafdcfa16d16a2230015041f263fb57546"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 2 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gafdcfa16d16a2230015041f263fb57546">More...</a><br/></td></tr>
<tr class="separator:gafdcfa16d16a2230015041f263fb57546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2a64278d97e464e3cc2d4efc3b4d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaea2a64278d97e464e3cc2d4efc3b4d9f">SYSCTL_XTAL_3_MHZ</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaea2a64278d97e464e3cc2d4efc3b4d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 3 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaea2a64278d97e464e3cc2d4efc3b4d9f">More...</a><br/></td></tr>
<tr class="separator:gaea2a64278d97e464e3cc2d4efc3b4d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c16907223f4004b5c29d9b48a438dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga1c16907223f4004b5c29d9b48a438dc1">SYSCTL_XTAL_4_MHZ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga1c16907223f4004b5c29d9b48a438dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 4 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga1c16907223f4004b5c29d9b48a438dc1">More...</a><br/></td></tr>
<tr class="separator:ga1c16907223f4004b5c29d9b48a438dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4866e4104daa70056166ceb631631f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga0a4866e4104daa70056166ceb631631f">SYSCTL_XTAL_5_MHZ</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga0a4866e4104daa70056166ceb631631f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 5 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga0a4866e4104daa70056166ceb631631f">More...</a><br/></td></tr>
<tr class="separator:ga0a4866e4104daa70056166ceb631631f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cb70bea244349a5cf5e93f857185ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gae2cb70bea244349a5cf5e93f857185ce">SYSCTL_XTAL_6_MHZ</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae2cb70bea244349a5cf5e93f857185ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 6 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gae2cb70bea244349a5cf5e93f857185ce">More...</a><br/></td></tr>
<tr class="separator:gae2cb70bea244349a5cf5e93f857185ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5805385d2e1f904029d109760d1420f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5805385d2e1f904029d109760d1420f6">SYSCTL_XTAL_7_MHZ</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga5805385d2e1f904029d109760d1420f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 7 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5805385d2e1f904029d109760d1420f6">More...</a><br/></td></tr>
<tr class="separator:ga5805385d2e1f904029d109760d1420f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66b81a067cafa926ca7a9fe82cfe8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa66b81a067cafa926ca7a9fe82cfe8df">SYSCTL_XTAL_8_MHZ</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaa66b81a067cafa926ca7a9fe82cfe8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 8 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa66b81a067cafa926ca7a9fe82cfe8df">More...</a><br/></td></tr>
<tr class="separator:gaa66b81a067cafa926ca7a9fe82cfe8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789bdc05c44b4be140639f43f3721474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga789bdc05c44b4be140639f43f3721474">SYSCTL_XTAL_9_MHZ</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga789bdc05c44b4be140639f43f3721474"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 9 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga789bdc05c44b4be140639f43f3721474">More...</a><br/></td></tr>
<tr class="separator:ga789bdc05c44b4be140639f43f3721474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65250209b366cd4c7afa59d25a11b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaf65250209b366cd4c7afa59d25a11b11">SYSCTL_XTAL_10_MHZ</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf65250209b366cd4c7afa59d25a11b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 10 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaf65250209b366cd4c7afa59d25a11b11">More...</a><br/></td></tr>
<tr class="separator:gaf65250209b366cd4c7afa59d25a11b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46351cfb16405e876093322408f0bf16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga46351cfb16405e876093322408f0bf16">SYSCTL_XTAL_11_MHZ</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga46351cfb16405e876093322408f0bf16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 11 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga46351cfb16405e876093322408f0bf16">More...</a><br/></td></tr>
<tr class="separator:ga46351cfb16405e876093322408f0bf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f664c842d1a7c71b541d7e838e236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga3d1f664c842d1a7c71b541d7e838e236">SYSCTL_XTAL_12_MHZ</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga3d1f664c842d1a7c71b541d7e838e236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 12 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga3d1f664c842d1a7c71b541d7e838e236">More...</a><br/></td></tr>
<tr class="separator:ga3d1f664c842d1a7c71b541d7e838e236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b13790baa688d468ef51183ae0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga914b13790baa688d468ef51183ae0de4">SYSCTL_XTAL_13_MHZ</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga914b13790baa688d468ef51183ae0de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 13 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga914b13790baa688d468ef51183ae0de4">More...</a><br/></td></tr>
<tr class="separator:ga914b13790baa688d468ef51183ae0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba565674ad7edacee18b5514f76be7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaba565674ad7edacee18b5514f76be7b4">SYSCTL_XTAL_14_MHZ</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaba565674ad7edacee18b5514f76be7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 14 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaba565674ad7edacee18b5514f76be7b4">More...</a><br/></td></tr>
<tr class="separator:gaba565674ad7edacee18b5514f76be7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b22beccf7acc57b6b780e56f61919fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga6b22beccf7acc57b6b780e56f61919fd">SYSCTL_XTAL_15_MHZ</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga6b22beccf7acc57b6b780e56f61919fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 15 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga6b22beccf7acc57b6b780e56f61919fd">More...</a><br/></td></tr>
<tr class="separator:ga6b22beccf7acc57b6b780e56f61919fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bfd2d5dd163a65554293d9458cac37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga32bfd2d5dd163a65554293d9458cac37">SYSCTL_XTAL_16_MHZ</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga32bfd2d5dd163a65554293d9458cac37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 16 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga32bfd2d5dd163a65554293d9458cac37">More...</a><br/></td></tr>
<tr class="separator:ga32bfd2d5dd163a65554293d9458cac37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34c02a573bc317e0abb2ccc5b9dea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gad34c02a573bc317e0abb2ccc5b9dea14">SYSCTL_XTAL_17_MHZ</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gad34c02a573bc317e0abb2ccc5b9dea14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 17 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gad34c02a573bc317e0abb2ccc5b9dea14">More...</a><br/></td></tr>
<tr class="separator:gad34c02a573bc317e0abb2ccc5b9dea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d70dc125ccf04f5c6d045f936d040d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga46d70dc125ccf04f5c6d045f936d040d">SYSCTL_XTAL_18_MHZ</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga46d70dc125ccf04f5c6d045f936d040d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 18 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga46d70dc125ccf04f5c6d045f936d040d">More...</a><br/></td></tr>
<tr class="separator:ga46d70dc125ccf04f5c6d045f936d040d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5fe7e0e591eec3301c237c7d330e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5b5fe7e0e591eec3301c237c7d330e91">SYSCTL_XTAL_19_MHZ</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga5b5fe7e0e591eec3301c237c7d330e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 19 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5b5fe7e0e591eec3301c237c7d330e91">More...</a><br/></td></tr>
<tr class="separator:ga5b5fe7e0e591eec3301c237c7d330e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfd9e4854e7d2f29b9b88477276c122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5dfd9e4854e7d2f29b9b88477276c122">SYSCTL_XTAL_20_MHZ</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga5dfd9e4854e7d2f29b9b88477276c122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 20 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5dfd9e4854e7d2f29b9b88477276c122">More...</a><br/></td></tr>
<tr class="separator:ga5dfd9e4854e7d2f29b9b88477276c122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b5d6a354c58cf96f167756e76ebfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga44b5d6a354c58cf96f167756e76ebfd8">SYSCTL_XTAL_21_MHZ</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga44b5d6a354c58cf96f167756e76ebfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 21 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga44b5d6a354c58cf96f167756e76ebfd8">More...</a><br/></td></tr>
<tr class="separator:ga44b5d6a354c58cf96f167756e76ebfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3f60c9a637b20c4439bfa8583ce722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga6a3f60c9a637b20c4439bfa8583ce722">SYSCTL_XTAL_22_MHZ</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga6a3f60c9a637b20c4439bfa8583ce722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 22 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga6a3f60c9a637b20c4439bfa8583ce722">More...</a><br/></td></tr>
<tr class="separator:ga6a3f60c9a637b20c4439bfa8583ce722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da6697c227c893343c7b917a704bb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga1da6697c227c893343c7b917a704bb35">SYSCTL_XTAL_23_MHZ</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga1da6697c227c893343c7b917a704bb35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 23 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga1da6697c227c893343c7b917a704bb35">More...</a><br/></td></tr>
<tr class="separator:ga1da6697c227c893343c7b917a704bb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a9a5cc728f0b2a4c153ac268eb7c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa3a9a5cc728f0b2a4c153ac268eb7c1c">SYSCTL_XTAL_24_MHZ</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gaa3a9a5cc728f0b2a4c153ac268eb7c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 24 Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaa3a9a5cc728f0b2a4c153ac268eb7c1c">More...</a><br/></td></tr>
<tr class="separator:gaa3a9a5cc728f0b2a4c153ac268eb7c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5501f4215784f12aba6502ec5787ca53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5501f4215784f12aba6502ec5787ca53">SYSCTL_XTAL_25_MHZ</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga5501f4215784f12aba6502ec5787ca53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator 25Mhz.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga5501f4215784f12aba6502ec5787ca53">More...</a><br/></td></tr>
<tr class="separator:ga5501f4215784f12aba6502ec5787ca53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4f86183eea6d463609d1be12a4832c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gabf4f86183eea6d463609d1be12a4832c">SYSTEM_CLOCK_MAX</a>&#160;&#160;&#160;((unsigned long)120000000)</td></tr>
<tr class="memdesc:gabf4f86183eea6d463609d1be12a4832c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Maximum Clock Speed,120Mhz for LPC1759/LPC1759, 100MHz for others Device.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gabf4f86183eea6d463609d1be12a4832c">More...</a><br/></td></tr>
<tr class="separator:gabf4f86183eea6d463609d1be12a4832c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c78f8e9ba8e9829e93824ec5dc90cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga8c78f8e9ba8e9829e93824ec5dc90cc9">SYSCTL_OSC_MAIN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga8c78f8e9ba8e9829e93824ec5dc90cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use Main Oscillator as input clock source.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga8c78f8e9ba8e9829e93824ec5dc90cc9">More...</a><br/></td></tr>
<tr class="separator:ga8c78f8e9ba8e9829e93824ec5dc90cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac267b7fe1a5a16f3e23845ed004634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gaaac267b7fe1a5a16f3e23845ed004634">SYSCTL_OSC_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaaac267b7fe1a5a16f3e23845ed004634"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use Internal Oscillator as input clock source.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gaaac267b7fe1a5a16f3e23845ed004634">More...</a><br/></td></tr>
<tr class="separator:gaaac267b7fe1a5a16f3e23845ed004634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2314c738025eb4269259ba25295dd1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#ga2314c738025eb4269259ba25295dd1e1">SYSCTL_INT_OSC_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga2314c738025eb4269259ba25295dd1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Internal Oscillator.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#ga2314c738025eb4269259ba25295dd1e1">More...</a><br/></td></tr>
<tr class="separator:ga2314c738025eb4269259ba25295dd1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a1aba3fe0842f02ff27a4e93cfde4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gac6a1aba3fe0842f02ff27a4e93cfde4f">SYSCTL_MAIN_OSC_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gac6a1aba3fe0842f02ff27a4e93cfde4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Main Oscillator.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gac6a1aba3fe0842f02ff27a4e93cfde4f">More...</a><br/></td></tr>
<tr class="separator:gac6a1aba3fe0842f02ff27a4e93cfde4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd27e473cfb6fa444873164ba559d2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___clock___config.html#gafd27e473cfb6fa444873164ba559d2cf">SYSCTL_PLL_PWRDN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gafd27e473cfb6fa444873164ba559d2cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Down PLL Module.  <a href="group___l_p_c17xx___sys_ctl___clock___config.html#gafd27e473cfb6fa444873164ba559d2cf">More...</a><br/></td></tr>
<tr class="separator:gafd27e473cfb6fa444873164ba559d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5dd6733f063b4848755903a3c27ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gadf5dd6733f063b4848755903a3c27ab7">EXT_INT_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gadf5dd6733f063b4848755903a3c27ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt channel 0.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gadf5dd6733f063b4848755903a3c27ab7">More...</a><br/></td></tr>
<tr class="separator:gadf5dd6733f063b4848755903a3c27ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d118393b4ac5bd6b6cc46f7d23b842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga40d118393b4ac5bd6b6cc46f7d23b842">EXT_INT_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga40d118393b4ac5bd6b6cc46f7d23b842"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt channel 0.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga40d118393b4ac5bd6b6cc46f7d23b842">More...</a><br/></td></tr>
<tr class="separator:ga40d118393b4ac5bd6b6cc46f7d23b842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67149b8c11c3617324b8b17780811ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga67149b8c11c3617324b8b17780811ed0">EXT_INT_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga67149b8c11c3617324b8b17780811ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt channel 0.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga67149b8c11c3617324b8b17780811ed0">More...</a><br/></td></tr>
<tr class="separator:ga67149b8c11c3617324b8b17780811ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413f061bb3a95bd72f77972b1d31c03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga413f061bb3a95bd72f77972b1d31c03c">EXT_INT_3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga413f061bb3a95bd72f77972b1d31c03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt channel 0.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga413f061bb3a95bd72f77972b1d31c03c">More...</a><br/></td></tr>
<tr class="separator:ga413f061bb3a95bd72f77972b1d31c03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047de2189a87e8b6dc99193185490c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga047de2189a87e8b6dc99193185490c2c">EXT_INT_MASK</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 0)</td></tr>
<tr class="separator:ga047de2189a87e8b6dc99193185490c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724e093a20617020b06bc4246d67065b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga724e093a20617020b06bc4246d67065b">EXT_INT_LV_H</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga724e093a20617020b06bc4246d67065b"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt type: High level trigger.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga724e093a20617020b06bc4246d67065b">More...</a><br/></td></tr>
<tr class="separator:ga724e093a20617020b06bc4246d67065b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c28ec149e2a3bd47dc878fab5bf2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga48c28ec149e2a3bd47dc878fab5bf2c8">EXT_INT_LV_L</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga48c28ec149e2a3bd47dc878fab5bf2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt type: Low level trigger.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga48c28ec149e2a3bd47dc878fab5bf2c8">More...</a><br/></td></tr>
<tr class="separator:ga48c28ec149e2a3bd47dc878fab5bf2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d52113d6991fe7f7d6729dad7baa5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga2d52113d6991fe7f7d6729dad7baa5ff">EXT_INT_EG_R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga2d52113d6991fe7f7d6729dad7baa5ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt type: Rising edge trigger.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#ga2d52113d6991fe7f7d6729dad7baa5ff">More...</a><br/></td></tr>
<tr class="separator:ga2d52113d6991fe7f7d6729dad7baa5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e1ef04a5d9432fe64edc6a3393bf64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gad8e1ef04a5d9432fe64edc6a3393bf64">EXT_INT_EG_F</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gad8e1ef04a5d9432fe64edc6a3393bf64"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt type: Falling edge trigger.  <a href="group___l_p_c17xx___sys_ctl___ext_int___config.html#gad8e1ef04a5d9432fe64edc6a3393bf64">More...</a><br/></td></tr>
<tr class="separator:gad8e1ef04a5d9432fe64edc6a3393bf64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f810567c2909429337b5b182bf92f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">RESET_FLAG_POR</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gaa22967c263aed7f1ba45d6475d6b0195">RSID_POR</a></td></tr>
<tr class="memdesc:ga4f810567c2909429337b5b182bf92f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power on reset.  <a href="group___l_p_c17xx___sys_ctl___reset___config.html#ga4f810567c2909429337b5b182bf92f67">More...</a><br/></td></tr>
<tr class="separator:ga4f810567c2909429337b5b182bf92f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37e02f036fa8fc89c18ab880255f4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">RESET_FLAG_EXTR</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gaaa069422943b503bccc36f5ec72dd26f">RSID_EXTR</a></td></tr>
<tr class="memdesc:gab37e02f036fa8fc89c18ab880255f4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External reset signal.  <a href="group___l_p_c17xx___sys_ctl___reset___config.html#gab37e02f036fa8fc89c18ab880255f4ca">More...</a><br/></td></tr>
<tr class="separator:gab37e02f036fa8fc89c18ab880255f4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef533207774912294a98fc0276ae0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">RESET_FLAG_WDTR</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#ga56819f4032629f868492fe3b3010a291">RSID_WDTR</a></td></tr>
<tr class="memdesc:gabef533207774912294a98fc0276ae0fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer reset.  <a href="group___l_p_c17xx___sys_ctl___reset___config.html#gabef533207774912294a98fc0276ae0fa">More...</a><br/></td></tr>
<tr class="separator:gabef533207774912294a98fc0276ae0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748059111d5131accc22283678f2af26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">RESET_FLAG_BODR</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gab01789b7bb8e27af01d275db15b8c85c">RSID_BODR</a></td></tr>
<tr class="memdesc:ga748059111d5131accc22283678f2af26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brown-out reset.  <a href="group___l_p_c17xx___sys_ctl___reset___config.html#ga748059111d5131accc22283678f2af26">More...</a><br/></td></tr>
<tr class="separator:ga748059111d5131accc22283678f2af26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e1dc42d8b69671a2758b62a63854c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">RESET_FLAG_SYSRESET</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#ga86b5696415bf43251e873506236d0ee9">RSID_SYSRESET</a></td></tr>
<tr class="memdesc:gae9e1dc42d8b69671a2758b62a63854c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">System reset requet reset.  <a href="group___l_p_c17xx___sys_ctl___reset___config.html#gae9e1dc42d8b69671a2758b62a63854c3">More...</a><br/></td></tr>
<tr class="separator:gae9e1dc42d8b69671a2758b62a63854c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52190adba1f1b7acc772fe56869d46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">RESET_FLAG_LOCKUP</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_i_d.html#gac439e7d0cac9962421e9e4123a0b00cb">RSID_LOCKUP</a></td></tr>
<tr class="memdesc:gae52190adba1f1b7acc772fe56869d46a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lockup reset.  <a href="group___l_p_c17xx___sys_ctl___reset___config.html#gae52190adba1f1b7acc772fe56869d46a">More...</a><br/></td></tr>
<tr class="separator:gae52190adba1f1b7acc772fe56869d46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64340959ea7d6a35a2b6a6131aae45cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga92f9ddd684b146122adeda1cce667c3a">PCLKSEL0_WDT_S</a></td></tr>
<tr class="memdesc:ga64340959ea7d6a35a2b6a6131aae45cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for WatchDog.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">More...</a><br/></td></tr>
<tr class="separator:ga64340959ea7d6a35a2b6a6131aae45cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f2ff09377f398c83abde8fd5fa57ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gabd89ab87ecc18b98c0e24b2857cd36e2">PCLKSEL0_TIMER0_S</a></td></tr>
<tr class="memdesc:gae2f2ff09377f398c83abde8fd5fa57ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer0.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">More...</a><br/></td></tr>
<tr class="separator:gae2f2ff09377f398c83abde8fd5fa57ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a29155e238ac03e8578bc7e780088fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga506daff329488f44e9599f0b35866b83">PCLKSEL0_TIMER1_S</a></td></tr>
<tr class="memdesc:ga2a29155e238ac03e8578bc7e780088fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">More...</a><br/></td></tr>
<tr class="separator:ga2a29155e238ac03e8578bc7e780088fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fcd5a871c63fdcb9d6da465e647272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga831ead92a506629e339480b257e115a1">PCLKSEL0_UART0_S</a></td></tr>
<tr class="memdesc:ga32fcd5a871c63fdcb9d6da465e647272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART0.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">More...</a><br/></td></tr>
<tr class="separator:ga32fcd5a871c63fdcb9d6da465e647272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3d5b282e2e05fe3059672e4da36070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gab6dcd8a9bae402115f3b8f466198c3ed">PCLKSEL0_UART1_S</a></td></tr>
<tr class="memdesc:ga7d3d5b282e2e05fe3059672e4da36070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">More...</a><br/></td></tr>
<tr class="separator:ga7d3d5b282e2e05fe3059672e4da36070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81794eaaf1b918dfe7f5ded3cb2f5ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gad4257c88dbbddce9f85cfc5bddc0dfcd">PCLKSEL0_PWM1_S</a></td></tr>
<tr class="memdesc:ga81794eaaf1b918dfe7f5ded3cb2f5ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for PWM1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">More...</a><br/></td></tr>
<tr class="separator:ga81794eaaf1b918dfe7f5ded3cb2f5ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6395d69013ceb2870513b7c59c51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga19cd576b9b57cbf3a1c074fa7153992b">PCLKSEL0_I2C0_S</a></td></tr>
<tr class="memdesc:gaed6395d69013ceb2870513b7c59c51a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2C0.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">More...</a><br/></td></tr>
<tr class="separator:gaed6395d69013ceb2870513b7c59c51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82056458f3e328d2a32b99181cb9e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4bfd341c44472a2694643b493a632b62">PCLKSEL0_SPI_S</a></td></tr>
<tr class="memdesc:gaa82056458f3e328d2a32b99181cb9e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for SPI.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">More...</a><br/></td></tr>
<tr class="separator:gaa82056458f3e328d2a32b99181cb9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a92c0e7540f66972c0f8da57199bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gac9f645441f89a5b4503e9e5de7faa4a8">PCLKSEL0_SSP1_S</a></td></tr>
<tr class="memdesc:ga7a92c0e7540f66972c0f8da57199bd95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for SSP1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">More...</a><br/></td></tr>
<tr class="separator:ga7a92c0e7540f66972c0f8da57199bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c4bde7e52f1b95215c37ea11586a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga7307d5417d4557bb055c88fd0e19e3b8">PCLKSEL0_DAC_S</a></td></tr>
<tr class="memdesc:ga16c4bde7e52f1b95215c37ea11586a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for DAC.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">More...</a><br/></td></tr>
<tr class="separator:ga16c4bde7e52f1b95215c37ea11586a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395522e59ced91bbc42b5715d5723d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga94d1e3abe54c56567d7ad5693ff8ec7b">PCLKSEL0_ADC_S</a></td></tr>
<tr class="memdesc:ga395522e59ced91bbc42b5715d5723d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for ADC.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">More...</a><br/></td></tr>
<tr class="separator:ga395522e59ced91bbc42b5715d5723d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd28f383b485a574d0b585b27783621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga935ded5ad712178ebef85f40d4691219">PCLKSEL0_CAN1_S</a></td></tr>
<tr class="memdesc:gafd28f383b485a574d0b585b27783621b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for CAN1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">More...</a><br/></td></tr>
<tr class="separator:gafd28f383b485a574d0b585b27783621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3b980a3f2a91639db0631fb9f7763f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4c95ec091adf4f9e66c788e4c296699d">PCLKSEL0_CAN2_S</a></td></tr>
<tr class="memdesc:ga1f3b980a3f2a91639db0631fb9f7763f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for CAN2.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">More...</a><br/></td></tr>
<tr class="separator:ga1f3b980a3f2a91639db0631fb9f7763f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b76674b42028fdc9098898723d207ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga9697ae73bf33b7157cbea73e22101314">PCLKSEL0_ACF_S</a></td></tr>
<tr class="memdesc:ga6b76674b42028fdc9098898723d207ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for ACF.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">More...</a><br/></td></tr>
<tr class="separator:ga6b76674b42028fdc9098898723d207ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5f44917820634b7896c7e7c0e1c078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab67d4ad4acdd3282b93ad2769ca84e90">PCLKSEL1_QEI_S</a>     + 32)</td></tr>
<tr class="memdesc:gaae5f44917820634b7896c7e7c0e1c078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for QEI.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">More...</a><br/></td></tr>
<tr class="separator:gaae5f44917820634b7896c7e7c0e1c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5dfebbf894a639817ab30e98c9f099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a5d82cc8b966d2d9855c205a6a29cb4">PCLKSEL1_GPIOINT_S</a> + 32)</td></tr>
<tr class="memdesc:ga4a5dfebbf894a639817ab30e98c9f099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for GPIOINT.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">More...</a><br/></td></tr>
<tr class="separator:ga4a5dfebbf894a639817ab30e98c9f099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c92191b4c8b22a9f2236134c44b7b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadc42431d34ba70eac5293e7ecd053d2e">PCLKSEL1_PCB_S</a>     + 32)</td></tr>
<tr class="memdesc:ga6c92191b4c8b22a9f2236134c44b7b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for PCB.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">More...</a><br/></td></tr>
<tr class="separator:ga6c92191b4c8b22a9f2236134c44b7b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea22236758ac015edb6a96f1bc4a5539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga007fa323a115f359a506af7b4ab0cf3b">PCLKSEL1_I2C1_S</a>    + 32)</td></tr>
<tr class="memdesc:gaea22236758ac015edb6a96f1bc4a5539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2C1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">More...</a><br/></td></tr>
<tr class="separator:gaea22236758ac015edb6a96f1bc4a5539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad205d3cfcd45f66488e51814085df83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga57183f016cff3ed1ed66f3b2d7d52752">PCLKSEL1_SSP0_S</a>    + 32)</td></tr>
<tr class="memdesc:gad205d3cfcd45f66488e51814085df83e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for SSP0.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">More...</a><br/></td></tr>
<tr class="separator:gad205d3cfcd45f66488e51814085df83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f84d10e9ec4d0d97d989b25ba221fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaaa79bc746bc57b06b8cab03b29f1d280">PCLKSEL1_TIMER2_S</a>  + 32)</td></tr>
<tr class="memdesc:ga36f84d10e9ec4d0d97d989b25ba221fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer2.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">More...</a><br/></td></tr>
<tr class="separator:ga36f84d10e9ec4d0d97d989b25ba221fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed15b095974240fee6db9b96be3269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga21e80f9ce6d515720dd34e74440ffd1b">PCLKSEL1_TIMER3_S</a>  + 32)</td></tr>
<tr class="memdesc:ga67ed15b095974240fee6db9b96be3269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer3.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">More...</a><br/></td></tr>
<tr class="separator:ga67ed15b095974240fee6db9b96be3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a5215b95f10f9e2d55faca68975b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6a307c12b5ebb9f440837c9f78707b19">PCLKSEL1_UART2_S</a>   + 32)</td></tr>
<tr class="memdesc:ga00a5215b95f10f9e2d55faca68975b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART2.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">More...</a><br/></td></tr>
<tr class="separator:ga00a5215b95f10f9e2d55faca68975b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a98d221ae254f647f976d2f6f0eaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga7050b20921d5d2f55eb9d78355c58044">PCLKSEL1_UART3_S</a>   + 32)</td></tr>
<tr class="memdesc:ga33a98d221ae254f647f976d2f6f0eaa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART3.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">More...</a><br/></td></tr>
<tr class="separator:ga33a98d221ae254f647f976d2f6f0eaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b760f003a0d3794f652fb91103f2508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga1e0d09026f105d53cf2d17f1930a65f6">PCLKSEL1_I2C2_S</a>    + 32)</td></tr>
<tr class="memdesc:ga7b760f003a0d3794f652fb91103f2508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2C2.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">More...</a><br/></td></tr>
<tr class="separator:ga7b760f003a0d3794f652fb91103f2508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51926f5f03bb9d1a88fb89d523e9ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3e2ea7d1ffae940d213d18701a16836b">PCLKSEL1_I2S_S</a>     + 32)</td></tr>
<tr class="memdesc:gab51926f5f03bb9d1a88fb89d523e9ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2S.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">More...</a><br/></td></tr>
<tr class="separator:gab51926f5f03bb9d1a88fb89d523e9ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c05f67977eed87472bec0f396c904c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga59c1a856587b9fcc279f0659d2d41578">PCLKSEL1_RIT_S</a>     + 32)</td></tr>
<tr class="memdesc:gaa2c05f67977eed87472bec0f396c904c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for RIT.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">More...</a><br/></td></tr>
<tr class="separator:gaa2c05f67977eed87472bec0f396c904c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa296d72b4928a2b00952d6d2bc17f545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga0762c8d9047af624d967ca521f98f0b4">PCLKSEL1_SYSCON_S</a>  + 32)</td></tr>
<tr class="memdesc:gaa296d72b4928a2b00952d6d2bc17f545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for System Control.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">More...</a><br/></td></tr>
<tr class="separator:gaa296d72b4928a2b00952d6d2bc17f545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582208914270fc34cbe904116d35c26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga764208f3c744a45c8968aaf594bd8df6">PCLKSEL1_MC_S</a>      + 32)</td></tr>
<tr class="memdesc:ga582208914270fc34cbe904116d35c26d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Motor Control PWM.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">More...</a><br/></td></tr>
<tr class="separator:ga582208914270fc34cbe904116d35c26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfcf462e040e25aa97fc6aa33c00a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaabfcf462e040e25aa97fc6aa33c00a98">PCLK_CCLK_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gaabfcf462e040e25aa97fc6aa33c00a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/1.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaabfcf462e040e25aa97fc6aa33c00a98">More...</a><br/></td></tr>
<tr class="separator:gaabfcf462e040e25aa97fc6aa33c00a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc66eb3f748404b0a0223ab0177f127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6bc66eb3f748404b0a0223ab0177f127">PCLK_CCLK_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga6bc66eb3f748404b0a0223ab0177f127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/2.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6bc66eb3f748404b0a0223ab0177f127">More...</a><br/></td></tr>
<tr class="separator:ga6bc66eb3f748404b0a0223ab0177f127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1821b18d1d7a5ca7b2966dd0ea416d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1821b18d1d7a5ca7b2966dd0ea416d9a">PCLK_CCLK_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga1821b18d1d7a5ca7b2966dd0ea416d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/4.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1821b18d1d7a5ca7b2966dd0ea416d9a">More...</a><br/></td></tr>
<tr class="separator:ga1821b18d1d7a5ca7b2966dd0ea416d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbe02ba3525613498749e79eba57880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga8cbe02ba3525613498749e79eba57880">PCLK_CCLK_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga8cbe02ba3525613498749e79eba57880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/6.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga8cbe02ba3525613498749e79eba57880">More...</a><br/></td></tr>
<tr class="separator:ga8cbe02ba3525613498749e79eba57880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fd56b1d0a52818380acf564aba5552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga28fd56b1d0a52818380acf564aba5552">PCLK_CCLK_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga28fd56b1d0a52818380acf564aba5552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/8.  <a href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga28fd56b1d0a52818380acf564aba5552">More...</a><br/></td></tr>
<tr class="separator:ga28fd56b1d0a52818380acf564aba5552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bec12e520ecd4068f3d6155c9856b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2bec12e520ecd4068f3d6155c9856b29">SYSCTL_PERIPH_TIMER0</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2bec12e520ecd4068f3d6155c9856b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 0.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2bec12e520ecd4068f3d6155c9856b29">More...</a><br/></td></tr>
<tr class="separator:ga2bec12e520ecd4068f3d6155c9856b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90729f9a7e5bded1d976dd49f004780a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga90729f9a7e5bded1d976dd49f004780a">SYSCTL_PERIPH_TIMER1</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga90729f9a7e5bded1d976dd49f004780a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga90729f9a7e5bded1d976dd49f004780a">More...</a><br/></td></tr>
<tr class="separator:ga90729f9a7e5bded1d976dd49f004780a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2846864081777c1962e95ad86c9af03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab2846864081777c1962e95ad86c9af03">SYSCTL_PERIPH_UART0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab2846864081777c1962e95ad86c9af03"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 0.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab2846864081777c1962e95ad86c9af03">More...</a><br/></td></tr>
<tr class="separator:gab2846864081777c1962e95ad86c9af03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf386259f2cad00c31258e4801a46d9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf386259f2cad00c31258e4801a46d9b4">SYSCTL_PERIPH_UART1</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaf386259f2cad00c31258e4801a46d9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf386259f2cad00c31258e4801a46d9b4">More...</a><br/></td></tr>
<tr class="separator:gaf386259f2cad00c31258e4801a46d9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b87732279901eaf23a0a7f77dcf401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga13b87732279901eaf23a0a7f77dcf401">SYSCTL_PERIPH_PWM1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga13b87732279901eaf23a0a7f77dcf401"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM 1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga13b87732279901eaf23a0a7f77dcf401">More...</a><br/></td></tr>
<tr class="separator:ga13b87732279901eaf23a0a7f77dcf401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969d929309d490d2828bae0d555149cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga969d929309d490d2828bae0d555149cc">SYSCTL_PERIPH_I2C0</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga969d929309d490d2828bae0d555149cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 0.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga969d929309d490d2828bae0d555149cc">More...</a><br/></td></tr>
<tr class="separator:ga969d929309d490d2828bae0d555149cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c7e0e1fe2af61f98391050fda98fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga93c7e0e1fe2af61f98391050fda98fe9">SYSCTL_PERIPH_SPI</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga93c7e0e1fe2af61f98391050fda98fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SPI.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga93c7e0e1fe2af61f98391050fda98fe9">More...</a><br/></td></tr>
<tr class="separator:ga93c7e0e1fe2af61f98391050fda98fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39898ceb954efc6c4eec996a5df959fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga39898ceb954efc6c4eec996a5df959fd">SYSCTL_PERIPH_RTC</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga39898ceb954efc6c4eec996a5df959fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga39898ceb954efc6c4eec996a5df959fd">More...</a><br/></td></tr>
<tr class="separator:ga39898ceb954efc6c4eec996a5df959fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be4b904719c65eb00c5f18f61d4c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0be4b904719c65eb00c5f18f61d4c202">SYSCTL_PERIPH_SSP1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga0be4b904719c65eb00c5f18f61d4c202"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP 1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0be4b904719c65eb00c5f18f61d4c202">More...</a><br/></td></tr>
<tr class="separator:ga0be4b904719c65eb00c5f18f61d4c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3172b2acf892942a2c46bf316ac23632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga3172b2acf892942a2c46bf316ac23632"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">More...</a><br/></td></tr>
<tr class="separator:ga3172b2acf892942a2c46bf316ac23632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91b4a05ae9b955e6c065d5394515300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf91b4a05ae9b955e6c065d5394515300">SYSCTL_PERIPH_CAN1</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gaf91b4a05ae9b955e6c065d5394515300"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf91b4a05ae9b955e6c065d5394515300">More...</a><br/></td></tr>
<tr class="separator:gaf91b4a05ae9b955e6c065d5394515300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161a969d0d1a13ab941c91dff72e352c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga161a969d0d1a13ab941c91dff72e352c">SYSCTL_PERIPH_CAN2</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga161a969d0d1a13ab941c91dff72e352c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 2.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga161a969d0d1a13ab941c91dff72e352c">More...</a><br/></td></tr>
<tr class="separator:ga161a969d0d1a13ab941c91dff72e352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab118deac12c07e2bb95e37ffc0c7077f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab118deac12c07e2bb95e37ffc0c7077f">SYSCTL_PERIPH_RIT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab118deac12c07e2bb95e37ffc0c7077f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO A &ndash;&gt; P0.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab118deac12c07e2bb95e37ffc0c7077f">More...</a><br/></td></tr>
<tr class="separator:gab118deac12c07e2bb95e37ffc0c7077f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe857e7b81ae99068f1f816f8e1ba9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gafe857e7b81ae99068f1f816f8e1ba9ae">SYSCTL_PERIPH_MCPWM</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gafe857e7b81ae99068f1f816f8e1ba9ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM power/clock.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gafe857e7b81ae99068f1f816f8e1ba9ae">More...</a><br/></td></tr>
<tr class="separator:gafe857e7b81ae99068f1f816f8e1ba9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c86ff24db73347b08c35b732e52fa97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4c86ff24db73347b08c35b732e52fa97">SYSCTL_PERIPH_QEI</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga4c86ff24db73347b08c35b732e52fa97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4c86ff24db73347b08c35b732e52fa97">More...</a><br/></td></tr>
<tr class="separator:ga4c86ff24db73347b08c35b732e52fa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f8d33556109f6553d2081dc60e6125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab6f8d33556109f6553d2081dc60e6125">SYSCTL_PERIPH_I2C1</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gab6f8d33556109f6553d2081dc60e6125"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gab6f8d33556109f6553d2081dc60e6125">More...</a><br/></td></tr>
<tr class="separator:gab6f8d33556109f6553d2081dc60e6125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1236a631f6211be5d88e0e87375638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gabf1236a631f6211be5d88e0e87375638">SYSCTL_PERIPH_SSP0</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gabf1236a631f6211be5d88e0e87375638"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSP 0.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gabf1236a631f6211be5d88e0e87375638">More...</a><br/></td></tr>
<tr class="separator:gabf1236a631f6211be5d88e0e87375638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e20530c746e8845eee6e18ae701d422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2e20530c746e8845eee6e18ae701d422">SYSCTL_PERIPH_TIMER2</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2e20530c746e8845eee6e18ae701d422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga2e20530c746e8845eee6e18ae701d422">More...</a><br/></td></tr>
<tr class="separator:ga2e20530c746e8845eee6e18ae701d422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0389f1e613051488eccb395cb26dc9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0389f1e613051488eccb395cb26dc9bc">SYSCTL_PERIPH_TIMER3</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga0389f1e613051488eccb395cb26dc9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga0389f1e613051488eccb395cb26dc9bc">More...</a><br/></td></tr>
<tr class="separator:ga0389f1e613051488eccb395cb26dc9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e406bf44131c50caca7dce97811c30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8e406bf44131c50caca7dce97811c30e">SYSCTL_PERIPH_UART2</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga8e406bf44131c50caca7dce97811c30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8e406bf44131c50caca7dce97811c30e">More...</a><br/></td></tr>
<tr class="separator:ga8e406bf44131c50caca7dce97811c30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008300433b57c4151556e8373a7b7e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga008300433b57c4151556e8373a7b7e5a">SYSCTL_PERIPH_UART3</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga008300433b57c4151556e8373a7b7e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga008300433b57c4151556e8373a7b7e5a">More...</a><br/></td></tr>
<tr class="separator:ga008300433b57c4151556e8373a7b7e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f90cc96640b18b106bd02aba375200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf4f90cc96640b18b106bd02aba375200">SYSCTL_PERIPH_I2C2</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaf4f90cc96640b18b106bd02aba375200"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 2.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaf4f90cc96640b18b106bd02aba375200">More...</a><br/></td></tr>
<tr class="separator:gaf4f90cc96640b18b106bd02aba375200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d36702ee5957c4a955aa2c84562f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gad4d36702ee5957c4a955aa2c84562f23">SYSCTL_PERIPH_I2S</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:gad4d36702ee5957c4a955aa2c84562f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gad4d36702ee5957c4a955aa2c84562f23">More...</a><br/></td></tr>
<tr class="separator:gad4d36702ee5957c4a955aa2c84562f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4571b1fbe5e52ec65ef639b69a861056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4571b1fbe5e52ec65ef639b69a861056">SYSCTL_PERIPH_GPDMA</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga4571b1fbe5e52ec65ef639b69a861056"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose DMA.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga4571b1fbe5e52ec65ef639b69a861056">More...</a><br/></td></tr>
<tr class="separator:ga4571b1fbe5e52ec65ef639b69a861056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedadfa4726cdf9a804ccb45256fd0d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaedadfa4726cdf9a804ccb45256fd0d71">SYSCTL_PERIPH_ETH</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:gaedadfa4726cdf9a804ccb45256fd0d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaedadfa4726cdf9a804ccb45256fd0d71">More...</a><br/></td></tr>
<tr class="separator:gaedadfa4726cdf9a804ccb45256fd0d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6345499758b863f882e9927c44cdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8c6345499758b863f882e9927c44cdca">SYSCTL_PERIPH_USB</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga8c6345499758b863f882e9927c44cdca"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga8c6345499758b863f882e9927c44cdca">More...</a><br/></td></tr>
<tr class="separator:ga8c6345499758b863f882e9927c44cdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea621e9fcb42501468c5d42aa08972c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">SYSCTL_PERIPH_GPIOA</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:gaea621e9fcb42501468c5d42aa08972c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO A &ndash;&gt; P0.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaea621e9fcb42501468c5d42aa08972c8">More...</a><br/></td></tr>
<tr class="separator:gaea621e9fcb42501468c5d42aa08972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacde21f07d16b073bf84d6b7eac72af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">SYSCTL_PERIPH_GPIOB</a>&#160;&#160;&#160;33</td></tr>
<tr class="memdesc:gaacde21f07d16b073bf84d6b7eac72af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO B &ndash;&gt; P1.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#gaacde21f07d16b073bf84d6b7eac72af7">More...</a><br/></td></tr>
<tr class="separator:gaacde21f07d16b073bf84d6b7eac72af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a273e397a6753c6036fddcb55de797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">SYSCTL_PERIPH_GPIOC</a>&#160;&#160;&#160;34</td></tr>
<tr class="memdesc:ga14a273e397a6753c6036fddcb55de797"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO C &ndash;&gt; P2.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga14a273e397a6753c6036fddcb55de797">More...</a><br/></td></tr>
<tr class="separator:ga14a273e397a6753c6036fddcb55de797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c8966034ad2bb893b2eda828cf9d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">SYSCTL_PERIPH_GPIOD</a>&#160;&#160;&#160;35</td></tr>
<tr class="memdesc:ga86c8966034ad2bb893b2eda828cf9d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO D &ndash;&gt; P3.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga86c8966034ad2bb893b2eda828cf9d57">More...</a><br/></td></tr>
<tr class="separator:ga86c8966034ad2bb893b2eda828cf9d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b21d2d75e53972282522ff00568aa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">SYSCTL_PERIPH_GPIOE</a>&#160;&#160;&#160;36</td></tr>
<tr class="memdesc:ga9b21d2d75e53972282522ff00568aa87"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO E &ndash;&gt; P4.  <a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga9b21d2d75e53972282522ff00568aa87">More...</a><br/></td></tr>
<tr class="separator:ga9b21d2d75e53972282522ff00568aa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f03b5bf55d7edc54e7a4d3b5ac42d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">PWR_MODE_SLEEP</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gae5f03b5bf55d7edc54e7a4d3b5ac42d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Mode.  <a href="group___l_p_c17xx___sys_ctl___power_manager.html#gae5f03b5bf55d7edc54e7a4d3b5ac42d1">More...</a><br/></td></tr>
<tr class="separator:gae5f03b5bf55d7edc54e7a4d3b5ac42d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfd5f19ace45b3075682fd7880587ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">PWR_MODE_SLEEP_D</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga1cfd5f19ace45b3075682fd7880587ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep Sleep Mode.  <a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga1cfd5f19ace45b3075682fd7880587ae">More...</a><br/></td></tr>
<tr class="separator:ga1cfd5f19ace45b3075682fd7880587ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ab13e222c83856e72598284e79f796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">PWR_MODE_PWRDOWN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga24ab13e222c83856e72598284e79f796"><td class="mdescLeft">&#160;</td><td class="mdescRight">PowerDown Mode.  <a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga24ab13e222c83856e72598284e79f796">More...</a><br/></td></tr>
<tr class="separator:ga24ab13e222c83856e72598284e79f796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb847914524cf8a95658a58d5237af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">PWR_MODE_PWRDOWN_D</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga9cb847914524cf8a95658a58d5237af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep PowerDown Mode.  <a href="group___l_p_c17xx___sys_ctl___power_manager.html#ga9cb847914524cf8a95658a58d5237af0">More...</a><br/></td></tr>
<tr class="separator:ga9cb847914524cf8a95658a58d5237af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52dbba1de30536c900cd243d3013671b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga52dbba1de30536c900cd243d3013671b">BOD_REDUCE_PWR_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:ga52dbba1de30536c900cd243d3013671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Brown-Out Reduced Power Mode.  <a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga52dbba1de30536c900cd243d3013671b">More...</a><br/></td></tr>
<tr class="separator:ga52dbba1de30536c900cd243d3013671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ada02db29800b5308bbcf38ec5ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga6c7ada02db29800b5308bbcf38ec5ecf">BOD_REDUCE_PWR_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga6c7ada02db29800b5308bbcf38ec5ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Brown-Out Reduced Power Mode.  <a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga6c7ada02db29800b5308bbcf38ec5ecf">More...</a><br/></td></tr>
<tr class="separator:ga6c7ada02db29800b5308bbcf38ec5ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c91ef4f1c1e6ea1f324eecbcca02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gad42c91ef4f1c1e6ea1f324eecbcca02e">BOD_GLOBAL_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:gad42c91ef4f1c1e6ea1f324eecbcca02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Global Brown-Out.  <a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gad42c91ef4f1c1e6ea1f324eecbcca02e">More...</a><br/></td></tr>
<tr class="separator:gad42c91ef4f1c1e6ea1f324eecbcca02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe21894f61f0380a7bef39ef0e449fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gabe21894f61f0380a7bef39ef0e449fc8">BOD_GLOBAL_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gabe21894f61f0380a7bef39ef0e449fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Global Brown-Out.  <a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gabe21894f61f0380a7bef39ef0e449fc8">More...</a><br/></td></tr>
<tr class="separator:gabe21894f61f0380a7bef39ef0e449fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e6649444d12561644d240910b11ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga83e6649444d12561644d240910b11ccd">BOD_RESET_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:ga83e6649444d12561644d240910b11ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Brown-Out Reset.  <a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#ga83e6649444d12561644d240910b11ccd">More...</a><br/></td></tr>
<tr class="separator:ga83e6649444d12561644d240910b11ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae338847317b43c89b85175b2b5c6954b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gae338847317b43c89b85175b2b5c6954b">BOD_RESET_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gae338847317b43c89b85175b2b5c6954b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Brown-Out Reset.  <a href="group___l_p_c17xx___sys_ctl___brown_out___config.html#gae338847317b43c89b85175b2b5c6954b">More...</a><br/></td></tr>
<tr class="separator:gae338847317b43c89b85175b2b5c6954b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444c91d2ab117e4e2a66b25ac0de6377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga444c91d2ab117e4e2a66b25ac0de6377">MCO_CLKSRC_CPU</a>&#160;&#160;&#160;((unsigned long)0x00)</td></tr>
<tr class="memdesc:ga444c91d2ab117e4e2a66b25ac0de6377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the CPU clock as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga444c91d2ab117e4e2a66b25ac0de6377">More...</a><br/></td></tr>
<tr class="separator:ga444c91d2ab117e4e2a66b25ac0de6377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b152a1116f23b3c20d8a7c909bd77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga71b152a1116f23b3c20d8a7c909bd77c">MCO_CLKSRC_MAIN_OSC</a>&#160;&#160;&#160;((unsigned long)0x01)</td></tr>
<tr class="memdesc:ga71b152a1116f23b3c20d8a7c909bd77c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the main oscillator as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga71b152a1116f23b3c20d8a7c909bd77c">More...</a><br/></td></tr>
<tr class="separator:ga71b152a1116f23b3c20d8a7c909bd77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81777f52e60d097f45dbec04d7ade429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga81777f52e60d097f45dbec04d7ade429">MCO_CLKSRC_IRC</a>&#160;&#160;&#160;((unsigned long)0x02)</td></tr>
<tr class="memdesc:ga81777f52e60d097f45dbec04d7ade429"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the Internal RC oscillator as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga81777f52e60d097f45dbec04d7ade429">More...</a><br/></td></tr>
<tr class="separator:ga81777f52e60d097f45dbec04d7ade429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d522054fd64b6155310b6dfc2f3b5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga1d522054fd64b6155310b6dfc2f3b5b8">MCO_CLKSRC_USB</a>&#160;&#160;&#160;((unsigned long)0x03)</td></tr>
<tr class="memdesc:ga1d522054fd64b6155310b6dfc2f3b5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the USB clock as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga1d522054fd64b6155310b6dfc2f3b5b8">More...</a><br/></td></tr>
<tr class="separator:ga1d522054fd64b6155310b6dfc2f3b5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede5c04c99a887b8aceb3db7e5178082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gaede5c04c99a887b8aceb3db7e5178082">MCO_CLKSRC_RTC</a>&#160;&#160;&#160;((unsigned long)0x04)</td></tr>
<tr class="memdesc:gaede5c04c99a887b8aceb3db7e5178082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the RTC oscillator as the CLKOUT source.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gaede5c04c99a887b8aceb3db7e5178082">More...</a><br/></td></tr>
<tr class="separator:gaede5c04c99a887b8aceb3db7e5178082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f0ebd1878c677eb222b1f42d633cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga439f0ebd1878c677eb222b1f42d633cc">MCO_CLKDIV_1</a>&#160;&#160;&#160;((unsigned long)0x00)</td></tr>
<tr class="memdesc:ga439f0ebd1878c677eb222b1f42d633cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 1.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga439f0ebd1878c677eb222b1f42d633cc">More...</a><br/></td></tr>
<tr class="separator:ga439f0ebd1878c677eb222b1f42d633cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80bbe245b530601585cc08117616571b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga80bbe245b530601585cc08117616571b">MCO_CLKDIV_2</a>&#160;&#160;&#160;((unsigned long)0x10)</td></tr>
<tr class="memdesc:ga80bbe245b530601585cc08117616571b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 2.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga80bbe245b530601585cc08117616571b">More...</a><br/></td></tr>
<tr class="separator:ga80bbe245b530601585cc08117616571b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9ce5318a3d13c3a092c0b62cf8da72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gabc9ce5318a3d13c3a092c0b62cf8da72">MCO_CLKDIV_3</a>&#160;&#160;&#160;((unsigned long)0x20)</td></tr>
<tr class="memdesc:gabc9ce5318a3d13c3a092c0b62cf8da72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 3.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gabc9ce5318a3d13c3a092c0b62cf8da72">More...</a><br/></td></tr>
<tr class="separator:gabc9ce5318a3d13c3a092c0b62cf8da72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab74a030c6d9f14c3560201dc5ad8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga7ab74a030c6d9f14c3560201dc5ad8d2">MCO_CLKDIV_4</a>&#160;&#160;&#160;((unsigned long)0x30)</td></tr>
<tr class="memdesc:ga7ab74a030c6d9f14c3560201dc5ad8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 4.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga7ab74a030c6d9f14c3560201dc5ad8d2">More...</a><br/></td></tr>
<tr class="separator:ga7ab74a030c6d9f14c3560201dc5ad8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91fc97794eb1f7c00c506f0b37381013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga91fc97794eb1f7c00c506f0b37381013">MCO_CLKDIV_5</a>&#160;&#160;&#160;((unsigned long)0x40)</td></tr>
<tr class="memdesc:ga91fc97794eb1f7c00c506f0b37381013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 5.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga91fc97794eb1f7c00c506f0b37381013">More...</a><br/></td></tr>
<tr class="separator:ga91fc97794eb1f7c00c506f0b37381013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e8182e600b11e52902e32664cf8421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gae9e8182e600b11e52902e32664cf8421">MCO_CLKDIV_6</a>&#160;&#160;&#160;((unsigned long)0x50)</td></tr>
<tr class="memdesc:gae9e8182e600b11e52902e32664cf8421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 6.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gae9e8182e600b11e52902e32664cf8421">More...</a><br/></td></tr>
<tr class="separator:gae9e8182e600b11e52902e32664cf8421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca3c7e61afc8063d59fd77ae9d3625d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gabca3c7e61afc8063d59fd77ae9d3625d">MCO_CLKDIV_7</a>&#160;&#160;&#160;((unsigned long)0x60)</td></tr>
<tr class="memdesc:gabca3c7e61afc8063d59fd77ae9d3625d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 7.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gabca3c7e61afc8063d59fd77ae9d3625d">More...</a><br/></td></tr>
<tr class="separator:gabca3c7e61afc8063d59fd77ae9d3625d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8c40887296525724f1c9e5eccfb336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga7d8c40887296525724f1c9e5eccfb336">MCO_CLKDIV_8</a>&#160;&#160;&#160;((unsigned long)0x70)</td></tr>
<tr class="memdesc:ga7d8c40887296525724f1c9e5eccfb336"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 8.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga7d8c40887296525724f1c9e5eccfb336">More...</a><br/></td></tr>
<tr class="separator:ga7d8c40887296525724f1c9e5eccfb336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7b6436ba47353c8c0053a9aa2cf454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga0b7b6436ba47353c8c0053a9aa2cf454">MCO_CLKDIV_9</a>&#160;&#160;&#160;((unsigned long)0x80)</td></tr>
<tr class="memdesc:ga0b7b6436ba47353c8c0053a9aa2cf454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 9.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga0b7b6436ba47353c8c0053a9aa2cf454">More...</a><br/></td></tr>
<tr class="separator:ga0b7b6436ba47353c8c0053a9aa2cf454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18726f36a2fa60ed50217ae79430bb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga18726f36a2fa60ed50217ae79430bb6a">MCO_CLKDIV_10</a>&#160;&#160;&#160;((unsigned long)0x90)</td></tr>
<tr class="memdesc:ga18726f36a2fa60ed50217ae79430bb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 10.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga18726f36a2fa60ed50217ae79430bb6a">More...</a><br/></td></tr>
<tr class="separator:ga18726f36a2fa60ed50217ae79430bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e89fbe64a95e4df9e7ce4b474985743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga3e89fbe64a95e4df9e7ce4b474985743">MCO_CLKDIV_11</a>&#160;&#160;&#160;((unsigned long)0xA0)</td></tr>
<tr class="memdesc:ga3e89fbe64a95e4df9e7ce4b474985743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 11.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga3e89fbe64a95e4df9e7ce4b474985743">More...</a><br/></td></tr>
<tr class="separator:ga3e89fbe64a95e4df9e7ce4b474985743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f97fb9fb47ab7f1c928fe67bf0e12e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga2f97fb9fb47ab7f1c928fe67bf0e12e2">MCO_CLKDIV_12</a>&#160;&#160;&#160;((unsigned long)0xB0)</td></tr>
<tr class="memdesc:ga2f97fb9fb47ab7f1c928fe67bf0e12e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 12.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga2f97fb9fb47ab7f1c928fe67bf0e12e2">More...</a><br/></td></tr>
<tr class="separator:ga2f97fb9fb47ab7f1c928fe67bf0e12e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43c4dccd479c6d9d91043d99316d95c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gab43c4dccd479c6d9d91043d99316d95c">MCO_CLKDIV_13</a>&#160;&#160;&#160;((unsigned long)0xC0)</td></tr>
<tr class="memdesc:gab43c4dccd479c6d9d91043d99316d95c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 13.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gab43c4dccd479c6d9d91043d99316d95c">More...</a><br/></td></tr>
<tr class="separator:gab43c4dccd479c6d9d91043d99316d95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2ec7cd2a92764b66842f67a7005032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gaee2ec7cd2a92764b66842f67a7005032">MCO_CLKDIV_14</a>&#160;&#160;&#160;((unsigned long)0xD0)</td></tr>
<tr class="memdesc:gaee2ec7cd2a92764b66842f67a7005032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 14.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#gaee2ec7cd2a92764b66842f67a7005032">More...</a><br/></td></tr>
<tr class="separator:gaee2ec7cd2a92764b66842f67a7005032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f0f85028d5d5bbab7583f4555be163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga13f0f85028d5d5bbab7583f4555be163">MCO_CLKDIV_15</a>&#160;&#160;&#160;((unsigned long)0xE0)</td></tr>
<tr class="memdesc:ga13f0f85028d5d5bbab7583f4555be163"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 15.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga13f0f85028d5d5bbab7583f4555be163">More...</a><br/></td></tr>
<tr class="separator:ga13f0f85028d5d5bbab7583f4555be163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53359a6eea709291cfe8f47ba21747cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga53359a6eea709291cfe8f47ba21747cc">MCO_CLKDIV_16</a>&#160;&#160;&#160;((unsigned long)0xF0)</td></tr>
<tr class="memdesc:ga53359a6eea709291cfe8f47ba21747cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is divided by 16.  <a href="group___l_p_c17xx___sys_ctl___m_c_o___config.html#ga53359a6eea709291cfe8f47ba21747cc">More...</a><br/></td></tr>
<tr class="separator:ga53359a6eea709291cfe8f47ba21747cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga87bc1f4fe7be0b76834c4a0fc573845f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga87bc1f4fe7be0b76834c4a0fc573845f">SysCtlDelay</a> (unsigned long ulCount)</td></tr>
<tr class="separator:ga87bc1f4fe7be0b76834c4a0fc573845f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b213f930110a6aad1126d0a485fdc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">SysCtlClockSet</a> (unsigned long ulSysClk, unsigned long ulConfig)</td></tr>
<tr class="memdesc:ga81b213f930110a6aad1126d0a485fdc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a small delay.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">More...</a><br/></td></tr>
<tr class="separator:ga81b213f930110a6aad1126d0a485fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1be94185518e2952fa295e974b01c16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa1be94185518e2952fa295e974b01c16">SysCtlExtIntCfg</a> (unsigned long ulPin, unsigned long ulCfg)</td></tr>
<tr class="memdesc:gaa1be94185518e2952fa295e974b01c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure External interrupt.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa1be94185518e2952fa295e974b01c16">More...</a><br/></td></tr>
<tr class="separator:gaa1be94185518e2952fa295e974b01c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96049135a1b7fdefb8ea2e6dfa844ab"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaf96049135a1b7fdefb8ea2e6dfa844ab">SysCtlExtIntFlagGet</a> (void)</td></tr>
<tr class="memdesc:gaf96049135a1b7fdefb8ea2e6dfa844ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the External Interrupt source flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaf96049135a1b7fdefb8ea2e6dfa844ab">More...</a><br/></td></tr>
<tr class="separator:gaf96049135a1b7fdefb8ea2e6dfa844ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9912e40aa04b0aee6862f1d341f17478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9912e40aa04b0aee6862f1d341f17478">SysCtlExtIntFlagCheck</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga9912e40aa04b0aee6862f1d341f17478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the External Interrupt source flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9912e40aa04b0aee6862f1d341f17478">More...</a><br/></td></tr>
<tr class="separator:ga9912e40aa04b0aee6862f1d341f17478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a987345cc532507833eefd915cb6d34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8a987345cc532507833eefd915cb6d34">SysCtlExtIntFlagClear</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga8a987345cc532507833eefd915cb6d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the External Interrupt source flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8a987345cc532507833eefd915cb6d34">More...</a><br/></td></tr>
<tr class="separator:ga8a987345cc532507833eefd915cb6d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7eaf3273efa935f7bedfd3760d11b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a> (void)</td></tr>
<tr class="memdesc:ga7e7eaf3273efa935f7bedfd3760d11b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the device.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7e7eaf3273efa935f7bedfd3760d11b8">More...</a><br/></td></tr>
<tr class="separator:ga7e7eaf3273efa935f7bedfd3760d11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b843fb6af0344fb554f54538fb84aab"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b843fb6af0344fb554f54538fb84aab">SysCtlResetFlagGet</a> (void)</td></tr>
<tr class="memdesc:ga9b843fb6af0344fb554f54538fb84aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the reset source flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b843fb6af0344fb554f54538fb84aab">More...</a><br/></td></tr>
<tr class="separator:ga9b843fb6af0344fb554f54538fb84aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa463f0d300ee5211ca6c2ca8e9b594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabfa463f0d300ee5211ca6c2ca8e9b594">SysCtlResetFlagCheck</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:gabfa463f0d300ee5211ca6c2ca8e9b594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the reset source flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabfa463f0d300ee5211ca6c2ca8e9b594">More...</a><br/></td></tr>
<tr class="separator:gabfa463f0d300ee5211ca6c2ca8e9b594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1004bd2fc25bb45013fe363359d05f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga6c1004bd2fc25bb45013fe363359d05f">SysCtlResetFlagClear</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga6c1004bd2fc25bb45013fe363359d05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the reset source flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga6c1004bd2fc25bb45013fe363359d05f">More...</a><br/></td></tr>
<tr class="separator:ga6c1004bd2fc25bb45013fe363359d05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd042b9df3b233d82ba6e1c92042804"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8bd042b9df3b233d82ba6e1c92042804">SysCtlPeripheralClockSourceSet</a> (unsigned long ulPeri, unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga8bd042b9df3b233d82ba6e1c92042804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Peripheral Clock.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8bd042b9df3b233d82ba6e1c92042804">More...</a><br/></td></tr>
<tr class="separator:ga8bd042b9df3b233d82ba6e1c92042804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617e44d42c15e52c6d5bda6fe37a20c"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">SysCtlPeripheralClockGet</a> (unsigned long ulPeri)</td></tr>
<tr class="memdesc:gad617e44d42c15e52c6d5bda6fe37a20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Peripheral Clock.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">More...</a><br/></td></tr>
<tr class="separator:gad617e44d42c15e52c6d5bda6fe37a20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d110072f28bc077c022ae393026e198"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9d110072f28bc077c022ae393026e198">SysCtlPeripheralReset</a> (unsigned long ulPeripheral)</td></tr>
<tr class="memdesc:ga9d110072f28bc077c022ae393026e198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset MCU Periperal.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9d110072f28bc077c022ae393026e198">More...</a><br/></td></tr>
<tr class="separator:ga9d110072f28bc077c022ae393026e198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe04fe3c0a202f2b2c12945523a8003b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a> (unsigned long ulPeripheral)</td></tr>
<tr class="memdesc:gabe04fe3c0a202f2b2c12945523a8003b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCU Periperal.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">More...</a><br/></td></tr>
<tr class="separator:gabe04fe3c0a202f2b2c12945523a8003b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ae288a5a775030ec42032f98b5ac1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a> (unsigned long ulPeripheral)</td></tr>
<tr class="memdesc:ga2c6ae288a5a775030ec42032f98b5ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCU Periperal.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">More...</a><br/></td></tr>
<tr class="separator:ga2c6ae288a5a775030ec42032f98b5ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd64f17ef7b589c51d72df5837f13eb"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7fd64f17ef7b589c51d72df5837f13eb">SysCtlClockGet</a> (void)</td></tr>
<tr class="memdesc:ga7fd64f17ef7b589c51d72df5837f13eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get System Clock frequency.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7fd64f17ef7b589c51d72df5837f13eb">More...</a><br/></td></tr>
<tr class="separator:ga7fd64f17ef7b589c51d72df5837f13eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181579e61c1b8ccd32aa4812715f2a8d"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga181579e61c1b8ccd32aa4812715f2a8d">SysCtlHClockGet</a> (void)</td></tr>
<tr class="memdesc:ga181579e61c1b8ccd32aa4812715f2a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB Clock frequency.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga181579e61c1b8ccd32aa4812715f2a8d">More...</a><br/></td></tr>
<tr class="separator:ga181579e61c1b8ccd32aa4812715f2a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3cf294e9b7950d233522beb50978a9"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b3cf294e9b7950d233522beb50978a9">SysCtlPwrCfg</a> (unsigned long ulMode)</td></tr>
<tr class="memdesc:ga9b3cf294e9b7950d233522beb50978a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 Clock frequency.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9b3cf294e9b7950d233522beb50978a9">More...</a><br/></td></tr>
<tr class="separator:ga9b3cf294e9b7950d233522beb50978a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86603d04a4a867ad0bc31d1421c5bc1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga86603d04a4a867ad0bc31d1421c5bc1e">SysCtlBODCfg</a> (unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga86603d04a4a867ad0bc31d1421c5bc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Brown-out module.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga86603d04a4a867ad0bc31d1421c5bc1e">More...</a><br/></td></tr>
<tr class="separator:ga86603d04a4a867ad0bc31d1421c5bc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383d71641dbb3bdbcdd56720fc0812a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga383d71641dbb3bdbcdd56720fc0812a6">SysCtlPwrFlagCheck</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:ga383d71641dbb3bdbcdd56720fc0812a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Power-Manager Status.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga383d71641dbb3bdbcdd56720fc0812a6">More...</a><br/></td></tr>
<tr class="separator:ga383d71641dbb3bdbcdd56720fc0812a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8afc13cb860461a6309dd3b50f144bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa8afc13cb860461a6309dd3b50f144bc">SysCtlPwrFlagClear</a> (unsigned long ulFlag)</td></tr>
<tr class="memdesc:gaa8afc13cb860461a6309dd3b50f144bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Power-Manager status Flag.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa8afc13cb860461a6309dd3b50f144bc">More...</a><br/></td></tr>
<tr class="separator:gaa8afc13cb860461a6309dd3b50f144bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b047ef0a9b2fdbb92e8667460fe1372"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga5b047ef0a9b2fdbb92e8667460fe1372">SysCtlMCOCfg</a> (unsigned long ulCfg)</td></tr>
<tr class="memdesc:ga5b047ef0a9b2fdbb92e8667460fe1372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCO function.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga5b047ef0a9b2fdbb92e8667460fe1372">More...</a><br/></td></tr>
<tr class="separator:ga5b047ef0a9b2fdbb92e8667460fe1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f0e2b59e7f62a5e19df35fbc40c33c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gac2f0e2b59e7f62a5e19df35fbc40c33c">SysCtlMCOEnable</a> (void)</td></tr>
<tr class="memdesc:gac2f0e2b59e7f62a5e19df35fbc40c33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCO Clock Output.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gac2f0e2b59e7f62a5e19df35fbc40c33c">More...</a><br/></td></tr>
<tr class="separator:gac2f0e2b59e7f62a5e19df35fbc40c33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63c4cf2f03e4c8f2b2396717644b149"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa63c4cf2f03e4c8f2b2396717644b149">SysCtlMCODisable</a> (void)</td></tr>
<tr class="memdesc:gaa63c4cf2f03e4c8f2b2396717644b149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCO Clock Output.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gaa63c4cf2f03e4c8f2b2396717644b149">More...</a><br/></td></tr>
<tr class="separator:gaa63c4cf2f03e4c8f2b2396717644b149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363f217452d9149bdd656680ae89fa0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga363f217452d9149bdd656680ae89fa0d">SysCtlMCOStatusGet</a> (void)</td></tr>
<tr class="memdesc:ga363f217452d9149bdd656680ae89fa0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCO Clock Output.  <a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga363f217452d9149bdd656680ae89fa0d">More...</a><br/></td></tr>
<tr class="separator:ga363f217452d9149bdd656680ae89fa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Prototypes for the System Control Driver. </p>
<dl class="section version"><dt>Version</dt><dd>V2.2.1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>$CURRENTTIME$ </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd></dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
