\hypertarget{structaxi__dma_1_1mm2s__dmacr__t}{}\doxysection{axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t Struct Reference}
\label{structaxi__dma_1_1mm2s__dmacr__t}\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}


{\ttfamily \#include $<$Axi\+Dma.\+hpp$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_aacb21aafe5e18e9bf57cb85aa0f1a473}{rs}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a3e197c8cd6e0a1288fa0767301159005}{rsvd\+\_\+1\+\_\+1}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a1b5fdb7e9e56031279682cb0cfb88d14}{reset}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_ab8fb8ec78e43db3206bfb7cb0613fecf}{keyhole}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_ac3cb90fbffceca1f562f890bf2814146}{cyclic\+\_\+bd\+\_\+enable}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a69d10cb3b5c2fdf85bb90c149cbe9877}{rsvd\+\_\+11\+\_\+5}}\+: 7
\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a10ef9e065a02a0aabbb1c79f292f7f8c}{ioc\+\_\+irq\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.\+IOC\+\_\+\+Irq to generate an interrupt out for descriptors with the IOC bit set. 0 -\/ IOC Interrupt disabled 1 -\/ IOC Interrupt enabled. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a8e7bb27a9239ba13d19a17eed064215e}{dly\+\_\+irq\+\_\+en}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.\+Dly\+\_\+\+Irq to generate an interrupt out. 0 -\/ Delay Interrupt disabled 1 -\/ Delay Interrupt enabled Note\+: This field is ignored when AXI DMA is configured for Direct Register Mode. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_ae054fbdffffed1a742aef7d0e5199087}{err\+\_\+irq\+\_\+en}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a87cb6b0b02a43f04287ae2f622e9e995}{rsvd\+\_\+15\+\_\+15}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_a57d68758c2ce23ef7fd043b2b261f3cc}{irq\+\_\+threshold}}
\begin{DoxyCompactList}\small\item\em Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine. Note\+: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect. Note\+: This field is ignored when AXI DMA is configured for Direct Register Mode. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__dma_1_1mm2s__dmacr__t_aac14081472ac3584103d9a41b981da86}{irq\+\_\+delay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MM2S DMA Control Register

MM2S DMA Control Register 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_ac3cb90fbffceca1f562f890bf2814146}\label{structaxi__dma_1_1mm2s__dmacr__t_ac3cb90fbffceca1f562f890bf2814146}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!cyclic\_bd\_enable@{cyclic\_bd\_enable}}
\index{cyclic\_bd\_enable@{cyclic\_bd\_enable}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{cyclic\_bd\_enable}{cyclic\_bd\_enable}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::cyclic\+\_\+bd\+\_\+enable}

When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors. This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior. This bit is non functional when DMA operates in multichannel mode. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a8e7bb27a9239ba13d19a17eed064215e}\label{structaxi__dma_1_1mm2s__dmacr__t_a8e7bb27a9239ba13d19a17eed064215e}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!dly\_irq\_en@{dly\_irq\_en}}
\index{dly\_irq\_en@{dly\_irq\_en}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{dly\_irq\_en}{dly\_irq\_en}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::dly\+\_\+irq\+\_\+en}



Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.\+Dly\+\_\+\+Irq to generate an interrupt out. 0 -\/ Delay Interrupt disabled 1 -\/ Delay Interrupt enabled Note\+: This field is ignored when AXI DMA is configured for Direct Register Mode. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_ae054fbdffffed1a742aef7d0e5199087}\label{structaxi__dma_1_1mm2s__dmacr__t_ae054fbdffffed1a742aef7d0e5199087}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!err\_irq\_en@{err\_irq\_en}}
\index{err\_irq\_en@{err\_irq\_en}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{err\_irq\_en}{err\_irq\_en}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::err\+\_\+irq\+\_\+en}

Interrupt on Error Interrupt Enable. 0 -\/ Error Interrupt disabled 1 -\/ Error Interrupt enabled \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a10ef9e065a02a0aabbb1c79f292f7f8c}\label{structaxi__dma_1_1mm2s__dmacr__t_a10ef9e065a02a0aabbb1c79f292f7f8c}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!ioc\_irq\_en@{ioc\_irq\_en}}
\index{ioc\_irq\_en@{ioc\_irq\_en}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{ioc\_irq\_en}{ioc\_irq\_en}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::ioc\+\_\+irq\+\_\+en}



Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.\+IOC\+\_\+\+Irq to generate an interrupt out for descriptors with the IOC bit set. 0 -\/ IOC Interrupt disabled 1 -\/ IOC Interrupt enabled. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_aac14081472ac3584103d9a41b981da86}\label{structaxi__dma_1_1mm2s__dmacr__t_aac14081472ac3584103d9a41b981da86}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!irq\_delay@{irq\_delay}}
\index{irq\_delay@{irq\_delay}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_delay}{irq\_delay}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::irq\+\_\+delay}

Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs. Note\+: Setting this value to zero disables the delay timer interrupt. Note\+: This field is ignored when AXI DMA is configured for Direct Register Mode. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a57d68758c2ce23ef7fd043b2b261f3cc}\label{structaxi__dma_1_1mm2s__dmacr__t_a57d68758c2ce23ef7fd043b2b261f3cc}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!irq\_threshold@{irq\_threshold}}
\index{irq\_threshold@{irq\_threshold}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_threshold}{irq\_threshold}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::irq\+\_\+threshold}



Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine. Note\+: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect. Note\+: This field is ignored when AXI DMA is configured for Direct Register Mode. 

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_ab8fb8ec78e43db3206bfb7cb0613fecf}\label{structaxi__dma_1_1mm2s__dmacr__t_ab8fb8ec78e43db3206bfb7cb0613fecf}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!keyhole@{keyhole}}
\index{keyhole@{keyhole}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{keyhole}{keyhole}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::keyhole}

Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-\/incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled. This bit is non functional when the multichannel feature is enabled or in Direct Register mode. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a1b5fdb7e9e56031279682cb0cfb88d14}\label{structaxi__dma_1_1mm2s__dmacr__t_a1b5fdb7e9e56031279682cb0cfb88d14}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!reset@{reset}}
\index{reset@{reset}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::reset}

Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-\/\+Stream outs are potentially terminated early. Setting either MM2\+S\+\_\+\+DMACR. Reset = 1 or S2\+MM\+\_\+\+DMACR.\+Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State. 0 -\/ Normal operation. 1 -\/ Reset in progress. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_aacb21aafe5e18e9bf57cb85aa0f1a473}\label{structaxi__dma_1_1mm2s__dmacr__t_aacb21aafe5e18e9bf57cb85aa0f1a473}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!rs@{rs}}
\index{rs@{rs}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{rs}{rs}}
{\footnotesize\ttfamily bool axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::rs}

Run / Stop control for controlling running and stopping of the DMA channel. 0 -\/ Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. AXI4-\/\+Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt. For Direct Register mode pending commands/transfers are flushed or completed. AXI4-\/\+Stream outs are potentially terminated. The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations. 1 -\/ Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations. \mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a69d10cb3b5c2fdf85bb90c149cbe9877}\label{structaxi__dma_1_1mm2s__dmacr__t_a69d10cb3b5c2fdf85bb90c149cbe9877}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!rsvd\_11\_5@{rsvd\_11\_5}}
\index{rsvd\_11\_5@{rsvd\_11\_5}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_11\_5}{rsvd\_11\_5}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::rsvd\+\_\+11\+\_\+5}

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a87cb6b0b02a43f04287ae2f622e9e995}\label{structaxi__dma_1_1mm2s__dmacr__t_a87cb6b0b02a43f04287ae2f622e9e995}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!rsvd\_15\_15@{rsvd\_15\_15}}
\index{rsvd\_15\_15@{rsvd\_15\_15}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_15\_15}{rsvd\_15\_15}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::rsvd\+\_\+15\+\_\+15}

\mbox{\Hypertarget{structaxi__dma_1_1mm2s__dmacr__t_a3e197c8cd6e0a1288fa0767301159005}\label{structaxi__dma_1_1mm2s__dmacr__t_a3e197c8cd6e0a1288fa0767301159005}} 
\index{axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}!rsvd\_1\_1@{rsvd\_1\_1}}
\index{rsvd\_1\_1@{rsvd\_1\_1}!axi\_dma::mm2s\_dmacr\_t@{axi\_dma::mm2s\_dmacr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_1\_1}{rsvd\_1\_1}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+dma\+::mm2s\+\_\+dmacr\+\_\+t\+::rsvd\+\_\+1\+\_\+1}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_axi_dma_8hpp}{Axi\+Dma.\+hpp}}\end{DoxyCompactItemize}
