$date
	Sun Oct 23 02:24:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#885778
b11 &
b11 %
1$
b11 !
1"
#885779
0"
#885782
b1010 &
b1010 %
#885786
b101 &
b101 %
#885790
b10000 &
b10000 %
#885794
b1000 &
b1000 %
#885798
b100 &
b100 %
#885802
b10 &
b10 %
#885806
b1 &
1#
b1 %
#885810
b0 &
b0 %
0#
0$
#1881918
b110 &
b110 %
1$
b110 !
1"
#1881919
0"
#1881922
b11 &
b11 %
#1881926
b1010 &
b1010 %
#1881930
b101 &
b101 %
#1881934
b10000 &
b10000 %
#1881938
b1000 &
b1000 %
#1881942
b100 &
b100 %
#1881946
b10 &
b10 %
#1881950
b1 &
1#
b1 %
#1881954
b0 &
b0 %
0#
0$
#2868435
b10000 !
1"
#2868438
b10000 &
b10000 %
1$
#2868439
0"
#2868442
b1000 &
b1000 %
#2868446
b100 &
b100 %
#2868450
b10 &
b10 %
#2868454
b1 &
1#
b1 %
#2868458
b0 &
b0 %
0#
0$
#4500012
