# End time: 12:00:26 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -modelsimini /media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini -wlf /media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/test_output/LIB_CORE_BENCH.tb_core.all_0a050f7bb6d7372bf1abf42ae0ebea72e1ddb30d/modelsim/vsim.wlf -quiet -t ps -onfinish stop LIB_CORE_BENCH.tb_core(bench_arch) -L vunit_lib -L osvvm -L LIB_CORE -L LIB_CORE_BENCH -g/tb_core/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/test_output/LIB_CORE_BENCH.tb_core.all_0a050f7bb6d7372bf1abf42ae0ebea72e1ddb30d/,tb path : /media/data/Projects/RISC-V-Core-32-bits/CORE/bench/" 
# Start time: 12:00:26 on Dec 14,2017
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/instructions.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/datas_in.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/iaddress.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/daddress.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/datas_out.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/dwrite.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/dsize.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_core
# ** Warning: Design size of 12796 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/decode1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/registerfile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/registerfile1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_core/core1/counter_calculation1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/counter_calculation1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_core/core1/counter_calculation1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tb_core/core1/decode1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /tb_core/core1/decode1
# ** Fatal: (vsim-7) Failed to open VHDL file "/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/bench/core_bench.files/instructions.txt" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 25 ns  Iteration: 0  Process: /tb_core/line__63 File: /media/data/Projects/RISC-V-Core-32-bits/CORE/bench/core_bench.vhd
# Fatal error in Process line__63 at /media/data/Projects/RISC-V-Core-32-bits/CORE/bench/core_bench.vhd line 100
# 
# HDL call sequence:
# Stopped at /media/data/Projects/RISC-V-Core-32-bits/CORE/bench/core_bench.vhd 100 Process line__63
# 
# 
# Stack trace result from 'tb' command
#  /media/data/Projects/RISC-V-Core-32-bits/CORE/bench/core_bench.vhd 100 return [address 0xf6d095df] Process line__63
# 
# 
# Surrounding code from 'see' command
#   95 : 				-- Verifications for Reset
#   96 : 				s_rstn <= '0';
#   97 : 				wait for PERIOD;
#   98 : 				s_rstn <= '1';
#   99 : 				
# ->100 : 				while not endfile(f_inst) loop
#   101 : 					readline(f_inst,v_inst_line);
#   102 : 					read(v_inst_line, v_inst);
#   103 : 					s_imem_data <= v_inst;
#   104 : 
# 
