INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/lab_1a_top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_1a_top_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/switch_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/lab_1a_top_level_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_1a_top_level_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/lab1a/lab1a.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
