$date
	Sun Oct  6 19:20:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_prop_delay_test $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " D $end
$var wire 1 ! E $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
1%
1$
1#
x"
x!
$end
#1
0!
#3
1&
#5
1"
#100
