# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000128 512 160 1130 77824 11.7078 3.50954 67.6426 104.644 187.727 187.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 6.4e-05 4096 340 10610 277760 82.4828 62.8018 12975.4 1867.07 14988 14988.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1810 6.4e-05 2048 100 1000 304320 28.3812 569.242 840.505 1438.17 1438.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 3.2e-05 512 160 750 262144 63.4486 13.3218 130.891 417.788 625.719 625.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.001024 1024 450 400 17280 0.745472 6.28006 51.3042 58.3727 58.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 250 3.2e-05 2048 67 2350 22528 230.205 56.0128 246.347 1675.76 2208.5 2208.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.001024 1024 190 710 16384 0.744928 10.8346 51.243 62.8653 62.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000128 512 160 1130 73728 11.6479 3.48896 78.1699 102.316 195.854 196.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 6.4e-05 4096 340 10610 277632 82.7875 62.9239 15570.6 1862.55 17579.1 17579.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1810 6.4e-05 2048 100 1000 304272 28.4437 645.845 838.778 1513.11 1513.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 3.2e-05 512 160 750 239616 63.912 13.054 141.194 408.431 626.86 627.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.001024 1024 450 400 17208 0.747488 7.20282 51.2427 59.2363 59.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 250 3.2e-05 2048 67 2350 23040 230.303 56.2342 267.149 1690.16 2248.08 2248.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.001024 1024 190 710 16416 0.745472 12.5301 51.3217 64.6404 64.6976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000128 512 160 1130 76800 11.3835 3.49194 82.1414 103.257 200.502 200.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 6.4e-05 4096 340 10610 277760 82.4423 62.8732 16226.7 1861.54 18233.8 18234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1810 6.4e-05 2048 100 1000 304320 28.377 674.836 838.157 1541.42 1541.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 3.2e-05 512 160 750 245760 63.9739 13.1386 150.592 414.625 642.609 642.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.001024 1024 450 400 17200 0.715744 7.55638 51.2164 59.5314 59.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 250 3.2e-05 2048 67 2350 23040 230.062 56.2547 285.395 1675.54 2247.44 2247.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.001024 1024 190 710 16400 0.74736 13.1606 51.2826 65.2349 65.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000128 512 160 1130 73728 11.772 3.4969 76.3667 103.366 195.229 195.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 6.4e-05 4096 340 10610 277632 82.3367 62.8166 15091 1862.85 17099.3 17099.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1810 6.4e-05 2048 100 1000 304224 28.3639 630.292 838.703 1497.41 1497.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 3.2e-05 512 160 750 245760 63.9695 13.1277 140.688 412.573 630.631 630.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.001024 1024 450 400 17184 0.742592 7.05536 51.2386 59.0796 59.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 250 3.2e-05 2048 67 2350 21504 229.683 55.9053 156.36 1693.72 2135.86 2136.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.001024 1024 190 710 16320 0.743424 12.0868 51.2187 64.0922 64.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000128 512 160 1130 76800 11.413 3.49878 79.6266 103.357 198.119 198.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 6.4e-05 4096 340 10610 278000 83.0041 62.9421 15341.2 1862.97 17350.3 17350.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1810 6.4e-05 2048 100 1000 304300 28.398 638.179 838.926 1505.55 1505.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 3.2e-05 512 160 750 230400 66.0696 13.1657 133.381 412.53 625.423 625.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.001024 1024 450 400 17200 0.745472 7.21856 51.2695 59.2762 59.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 250 3.2e-05 2048 67 2350 22400 230.149 56.1275 165.267 1675.31 2127.05 2127.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.001024 1024 190 710 16300 0.745312 12.1221 51.2031 64.1139 64.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000128 512 160 1130 71680 11.6357 3.46323 77.5707 101.242 194.136 194.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 6.4e-05 4096 340 10610 277760 82.4559 62.843 15600.1 1861.55 17607.2 17607.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1810 6.4e-05 2048 100 1000 304192 28.3853 652.63 838.042 1519.1 1519.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 3.2e-05 512 160 750 229376 64.1356 13.0458 136.515 404.076 618.042 618.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.001024 1024 450 400 17136 0.74672 7.39328 51.178 59.3607 59.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 250 3.2e-05 2048 67 2350 21504 229.812 56.0405 162.958 1673.14 2122.14 2122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.001024 1024 190 710 16352 0.745376 12.7865 51.2699 64.8476 64.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000128 512 160 1130 76800 11.4098 3.50003 80.7038 103.365 199.204 199.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 6.4e-05 4096 340 10610 277440 82.7558 62.8676 15743.4 1861.72 17751 17751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1810 6.4e-05 2048 100 1000 304200 28.3648 657.283 838.612 1524.31 1524.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 3.2e-05 512 160 750 245760 64.0474 13.1625 147.31 412.558 637.349 637.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.001024 1024 450 400 17160 0.746144 7.43923 51.2411 59.4705 59.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 250 3.2e-05 2048 67 2350 19200 230.307 55.9601 146.519 1676.49 2109.46 2109.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.001024 1024 190 710 16320 0.744032 12.7816 51.2575 64.8261 64.8809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000128 512 160 1130 73728 11.8703 3.50976 76.5445 104.74 196.89 197.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 6.4e-05 4096 340 10610 277504 82.529 62.8494 15232.4 1864.83 17242.9 17243.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1810 6.4e-05 2048 100 1000 304256 28.3689 636.77 838.769 1503.95 1504.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 3.2e-05 512 160 750 262144 63.4235 13.328 152.173 420.401 649.607 649.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.001024 1024 450 400 17152 0.747648 7.1713 51.2362 59.1978 59.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 250 3.2e-05 2048 67 2350 20480 229.617 55.8858 150.56 1671.37 2107.62 2107.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.001024 1024 190 710 16256 0.741472 12.3146 50.1229 63.2244 63.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000128 512 160 1130 61440 12.1888 3.44682 66.9939 99.2157 182.07 182.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 6.4e-05 4096 340 10610 277248 82.3322 62.709 15389.1 1860.06 17394.5 17394.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1810 6.4e-05 2048 100 1000 304128 28.373 639.043 840.015 1507.48 1507.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 3.2e-05 512 160 750 196608 66.0661 12.8203 114.813 395.86 589.835 590.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.001024 1024 450 400 17088 0.696416 7.22125 50.1113 58.0717 58.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 250 3.2e-05 2048 67 2350 18432 229.296 55.6913 136.471 1664.74 2086.4 2086.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.001024 1024 190 710 16128 0.74384 12.3167 50.022 63.1244 63.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000128 512 160 1130 76800 11.4101 3.49837 85.8488 103.331 204.324 204.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 6.4e-05 4096 340 10610 277600 82.7045 62.8915 16411.6 1860.29 18417.7 18417.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1810 6.4e-05 2048 100 1000 304200 28.4543 680.822 840.502 1549.83 1549.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 3.2e-05 512 160 750 204800 69.1622 13.1599 128.863 412.317 623.774 623.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.001024 1024 450 400 17000 0.743584 7.70598 50.057 58.5508 58.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 250 3.2e-05 2048 67 2350 19200 229.548 55.8345 152.103 1665.51 2103.2 2103.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.001024 1024 190 710 16200 0.745472 13.3202 51.1776 65.2876 65.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000128 512 160 1130 65536 11.5703 3.44822 84.1435 99.2519 198.64 198.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 6.4e-05 4096 340 10610 276480 82.2713 62.7054 19038 1859.25 21042.5 21042.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1810 6.4e-05 2048 100 1000 304128 28.4948 798.634 838.028 1665.2 1665.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 3.2e-05 512 160 750 196608 66.005 12.817 143.974 395.796 618.854 619.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.001024 1024 450 400 16896 0.696256 8.9129 49.6716 59.3244 59.3801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 250 3.2e-05 2048 67 2350 16384 230.887 55.8449 151.987 1686.29 2125.2 2125.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.001024 1024 190 710 16128 0.740928 15.7184 50.1038 66.6063 66.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000128 512 160 1125 79872 11.467 3.50822 70.5348 104.689 190.418 190.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1640 6.4e-05 4096 340 10620 277888 82.4922 62.7949 13369.4 1863.38 15378.3 15378.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1810 6.4e-05 2048 100 1005 304320 28.3853 1090.89 838.882 1958.21 1958.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 3.2e-05 512 160 750 253952 64.4319 13.3222 126.848 418.05 622.922 623.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1900 0.001024 1024 450 405 17280 0.749568 6.21219 51.325 58.3286 58.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 250 3.2e-05 2048 67 2355 23552 230.928 55.9798 300.461 1676.69 2264.25 2264.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.001024 1024 190 720 16416 0.743776 10.639 51.324 62.7504 62.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000128 512 160 1125 79360 11.5905 3.52141 71.3372 105.052 191.726 191.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 6.4e-05 4096 340 10620 277760 82.9218 62.9133 13466.1 1862.94 15475.1 15475.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1810 6.4e-05 2048 100 1005 304320 28.3971 1161.15 838.926 2028.52 2028.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 3.2e-05 512 160 750 256000 64.5596 13.3879 129.35 419.389 626.953 627.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 0.001024 1024 450 405 17240 0.745472 6.32832 51.2777 58.3948 58.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 250 3.2e-05 2048 67 2355 23040 232.161 56.1316 294.2 1677.06 2259.76 2259.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.001024 1024 190 720 16400 0.747264 10.9364 51.3151 63.0445 63.1009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000128 512 160 1125 76800 11.5501 3.49446 70.5173 103.34 189.128 189.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 6.4e-05 4096 340 10620 277824 82.6782 62.8514 13430.5 1863.39 15439.6 15439.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1810 6.4e-05 2048 100 1005 304272 28.4027 557.782 838.93 1425.16 1425.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 3.2e-05 512 160 750 245760 64.0617 13.1365 123.408 412.606 613.482 613.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.001024 1024 450 405 17232 0.749376 6.27914 51.2796 58.3507 58.4058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 250 3.2e-05 2048 67 2355 21504 230.766 56.021 252.096 1674.2 2213.27 2213.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.001024 1024 190 720 16368 0.745472 10.8237 51.284 62.8957 62.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000128 512 160 1125 75264 11.782 3.49757 69.6673 103.674 188.85 189.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 6.4e-05 4096 340 10620 277760 82.8045 62.8552 13682.4 1862.26 15690.6 15690.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1810 6.4e-05 2048 100 1005 304304 28.3873 577.368 838.891 1444.7 1444.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 3.2e-05 512 160 750 243712 64.6898 13.1902 125.607 413.934 617.686 617.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.001024 1024 450 405 17248 0.74752 6.43664 51.3097 58.5361 58.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 250 3.2e-05 2048 67 2355 21504 230.459 56.1025 239.364 1674.02 2200.14 2200.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.001024 1024 190 720 16352 0.743424 11.1268 51.2718 63.1832 63.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000128 512 160 1125 77824 11.7156 3.512 72.1255 104.622 192.203 192.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 6.4e-05 4096 340 10620 277760 82.5853 62.7442 13391.5 1861.5 15398.6 15398.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1810 6.4e-05 2048 100 1005 304256 28.4036 590.805 838.122 1457.38 1457.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 3.2e-05 512 160 750 245760 65.3993 13.3263 126.725 421.037 626.756 626.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.001024 1024 450 405 17216 0.74752 6.6159 51.2553 58.6609 58.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 250 3.2e-05 2048 67 2355 22528 230.443 56.274 235.199 1675.4 2197.5 2197.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.001024 1024 190 720 16384 0.745888 11.325 51.2994 63.412 63.4681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000128 512 160 1125 73728 11.5011 3.4897 78.7762 102.315 196.3 196.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 6.4e-05 4096 340 10620 277632 82.8019 62.8849 15773.3 1862.48 17781.6 17781.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1810 6.4e-05 2048 100 1005 304272 28.3821 660.998 842.081 1531.51 1531.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 3.2e-05 512 160 750 239616 63.848 13.06 143.546 408.485 629.213 629.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.001024 1024 450 405 17208 0.705696 7.53459 51.2805 59.5631 59.6214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 250 3.2e-05 2048 67 2355 23040 229.873 56.0905 176.782 1676.3 2139.24 2139.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.001024 1024 190 720 16344 0.744 12.8922 51.2819 64.9614 65.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000128 512 160 1125 76800 11.4026 3.49382 80.53 103.356 199.001 199.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 6.4e-05 4096 340 10620 277760 82.5611 62.8442 15358.7 1863.52 17367.8 17368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1810 6.4e-05 2048 100 1005 304240 28.3855 644.714 840.917 1514.06 1514.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 3.2e-05 512 160 750 245760 63.9881 13.1392 143.558 414.898 635.852 636.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.001024 1024 450 405 17200 0.747424 7.4201 51.2819 59.4932 59.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 250 3.2e-05 2048 67 2355 23040 229.764 56.0527 172.491 1677.14 2135.64 2135.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.001024 1024 190 720 16320 0.743424 12.5553 51.2631 64.603 64.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000128 512 160 1125 73728 11.5863 3.49216 81.6299 103.268 200.199 200.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 6.4e-05 4096 340 10620 277632 82.3179 62.7585 16326.6 1861.15 18333.1 18333.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1810 6.4e-05 2048 100 1005 304224 28.4017 687.567 838.02 1554.04 1554.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 3.2e-05 512 160 750 245760 63.9155 13.1215 153.445 412.186 642.946 643.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.001024 1024 450 405 17184 0.74896 7.92781 51.2546 59.9761 60.0329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 250 3.2e-05 2048 67 2355 21504 229.4 55.927 171.772 1672.89 2130.19 2130.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.001024 1024 190 720 16320 0.745472 13.5235 51.2583 65.5705 65.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000128 512 160 1125 76800 11.408 3.50371 85.974 103.246 204.356 204.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 6.4e-05 4096 340 10620 277600 83.0196 63.0162 16243.6 1863.05 18252.9 18253.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1810 6.4e-05 2048 100 1005 304200 28.3668 682.445 839.876 1550.73 1550.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 3.2e-05 512 160 750 230400 66.0059 13.1632 143.703 412.124 635.273 635.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.001024 1024 450 405 17200 0.738496 7.84682 51.2812 59.9103 59.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 250 3.2e-05 2048 67 2355 22400 229.965 56.1401 177.362 1673.43 2137.09 2137.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.001024 1024 190 720 16300 0.745408 13.4634 56.7169 70.9676 71.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000128 512 160 1125 71680 11.4395 3.46317 79.9148 101.301 196.342 196.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 6.4e-05 4096 340 10620 277760 82.4814 62.8395 16391.4 1862.84 18399.7 18399.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1810 6.4e-05 2048 100 1005 304192 28.3873 689.747 843.219 1561.4 1561.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 3.2e-05 512 160 750 229376 64.1058 13.0372 143.602 410.337 631.354 631.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.001024 1024 450 405 17136 0.745408 7.85718 51.2344 59.8793 59.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 250 3.2e-05 2048 67 2355 21504 229.74 56.0472 171.627 1687.2 2144.8 2144.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.001024 1024 190 720 16240 0.742816 13.3718 51.1939 65.3513 65.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000128 512 160 1125 76800 11.4106 3.49946 84.8125 103.258 203.205 203.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 6.4e-05 4096 340 10620 277440 82.6788 62.855 16193.1 1859.87 18198.7 18198.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1810 6.4e-05 2048 100 1005 304200 28.3894 677.743 847.454 1553.63 1553.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 3.2e-05 512 160 750 245760 64.0385 13.1604 151.371 416.597 645.436 645.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.001024 1024 450 405 17160 0.739328 7.73818 51.247 59.769 59.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 250 3.2e-05 2048 67 2355 19200 230.228 55.9516 151.077 1687.09 2124.53 2124.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.001024 1024 190 720 16320 0.74304 13.1798 51.2838 65.2511 65.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000128 512 160 1125 73728 11.8716 3.51027 76.8381 104.769 197.214 197.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 6.4e-05 4096 340 10620 277504 82.4816 62.852 15519.2 1865.51 17530.3 17530.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1810 6.4e-05 2048 100 1005 304128 28.3914 649.609 843.082 1521.13 1521.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 3.2e-05 512 160 750 229376 67.4423 13.3244 135.235 418.099 634.371 634.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.001024 1024 450 405 17152 0.7472 7.49571 51.2795 59.566 59.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 250 3.2e-05 2048 67 2355 20480 229.544 55.9243 154.081 1684.49 2124.23 2124.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.001024 1024 190 720 16256 0.744128 12.5439 51.2393 64.5716 64.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000128 512 160 1125 61440 12.0539 3.44285 74.0654 99.2159 189 189.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 6.4e-05 4096 340 10620 277248 82.3121 62.7195 17896.1 1860.01 19901.3 19901.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1810 6.4e-05 2048 100 1005 304128 28.4611 753.216 837.999 1619.73 1619.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 3.2e-05 512 160 750 196608 65.9961 12.8087 135.073 395.766 609.911 610.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.001024 1024 450 405 17088 0.69728 8.68275 50.9356 60.3568 60.4136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 250 3.2e-05 2048 67 2355 18432 229.254 55.6536 162.612 1671.14 2118.85 2119.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.001024 1024 190 720 16128 0.742976 14.9458 50.0753 65.8058 65.8602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000128 512 160 1125 76800 11.3985 3.50026 92.3722 103.425 210.918 211.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 6.4e-05 4096 340 10620 276800 82.9248 63.0395 18097.6 1869.48 20113.2 20113.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1810 6.4e-05 2048 100 1005 304000 28.5178 753.756 838.458 1620.78 1620.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 3.2e-05 512 160 750 204800 69.1295 13.1599 142.397 412.677 637.637 637.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.001024 1024 450 405 17000 0.743424 8.65984 50.1152 59.5613 59.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 250 3.2e-05 2048 67 2355 19200 229.648 55.9101 170.178 1673 2128.92 2129.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.001024 1024 190 720 16200 0.743424 15.3844 51.2608 67.4336 67.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000128 512 160 1125 65536 11.7521 3.44678 75.1691 99.2573 189.857 190.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 6.4e-05 4096 340 10620 276480 82.2821 62.7197 16488.2 1859.31 18492.7 18492.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1810 6.4e-05 2048 100 1005 303872 28.3641 693.92 837.501 1559.83 1559.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 3.2e-05 512 160 750 196608 66.0508 12.8135 124.28 395.813 599.228 599.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.001024 1024 450 405 16896 0.694176 7.99098 49.9537 58.6825 58.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 250 3.2e-05 2048 67 2355 16384 230.7 55.9525 131.413 1676.71 2094.97 2095.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.001024 1024 190 720 16128 0.74656 13.5557 51.2179 65.5647 65.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000128 512 160 1140 75776 11.855 3.51002 66.3007 104.593 186.488 186.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1640 6.4e-05 4096 340 10620 278016 82.4138 62.7473 12583.4 1863.36 14592.2 14592.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1810 6.4e-05 2048 100 1000 304352 28.3783 1084.96 841.178 1954.56 1954.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 3.2e-05 512 160 760 253952 64.3828 13.326 120.187 417.721 615.89 616.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1900 0.001024 1024 450 400 17312 0.74752 5.80608 51.3028 57.8985 57.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 250 3.2e-05 2048 67 2360 18432 231.812 55.9991 241.881 1677.51 2207.39 2207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.001024 1024 190 720 16416 0.748704 10.1375 51.2943 62.2224 62.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000128 512 160 1140 76800 11.8223 3.52419 73.4444 105.055 194.071 194.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 6.4e-05 4096 340 10620 277760 82.8965 62.9194 14152.1 1862.89 16161.1 16161.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1810 6.4e-05 2048 100 1000 304360 28.4096 593.521 838.921 1460.9 1460.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 3.2e-05 512 160 760 256000 64.5359 13.3796 138.172 419.417 635.782 636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 0.001024 1024 450 400 17280 0.749024 6.61418 51.2972 58.7055 58.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 250 3.2e-05 2048 67 2360 17920 232.061 56.25 226.033 1679.25 2193.79 2193.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.001024 1024 190 720 16400 0.745472 11.5065 51.3107 63.6076 63.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000128 512 160 1140 73728 11.7715 3.49635 68.3508 103.332 187.174 187.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 6.4e-05 4096 340 10620 277824 82.6165 62.8636 13132 1863.29 15141 15141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1810 6.4e-05 2048 100 1000 304320 28.3767 547.186 838.947 1414.55 1414.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 3.2e-05 512 160 760 245760 63.9845 13.138 122.421 412.574 612.382 612.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.001024 1024 450 400 17280 0.747744 6.10099 51.3096 58.2013 58.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 250 3.2e-05 2048 67 2360 16896 232.097 56.0335 183.453 1674.52 2146.29 2146.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.001024 1024 190 720 16368 0.745344 10.557 51.2819 62.6279 62.6835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000128 512 160 1140 75264 11.7612 3.49882 70.1064 103.671 189.268 189.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 6.4e-05 4096 340 10620 277760 82.7853 62.8679 13355.6 1862.25 15363.7 15363.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1810 6.4e-05 2048 100 1000 304304 28.3653 561.893 838.802 1429.11 1429.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 3.2e-05 512 160 760 243712 64.6858 13.1969 124.658 413.959 616.776 616.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.001024 1024 450 400 17248 0.747456 6.32627 51.2777 58.3943 58.4499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 250 3.2e-05 2048 67 2360 16128 231.814 56.0512 173.214 1676.36 2137.63 2137.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.001024 1024 190 720 16352 0.74656 10.9709 51.2696 63.0273 63.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000128 512 160 1140 73728 12.0495 3.50998 67.0316 104.708 187.53 187.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 6.4e-05 4096 340 10620 277760 82.5764 62.7681 12914.1 1865.35 14925 14925.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1810 6.4e-05 2048 100 1000 304320 28.4664 570.286 838.841 1437.64 1437.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 3.2e-05 512 160 760 245760 65.3962 13.3222 123.533 418.001 620.528 620.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.001024 1024 450 400 17280 0.75088 6.42458 51.3292 58.5453 58.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 250 3.2e-05 2048 67 2360 18432 231.302 56.0891 185.982 1679.14 2152.7 2152.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.001024 1024 190 720 16384 0.745216 10.9573 51.3247 63.0714 63.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000128 512 160 1140 73728 11.4723 3.49152 83.0576 102.223 200.474 200.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 6.4e-05 4096 340 10620 277632 82.7521 62.8935 16484.4 1860.89 18491.2 18491.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1810 6.4e-05 2048 100 1000 304272 28.3946 690.168 837.979 1556.59 1556.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 3.2e-05 512 160 760 239616 63.8462 13.0621 152.629 408.048 637.863 638.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.001024 1024 450 400 17208 0.733376 7.89472 51.2178 59.8895 59.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 250 3.2e-05 2048 67 2360 18432 231.078 56.1091 149.673 1674.91 2111.95 2112.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.001024 1024 190 720 16344 0.748992 13.6924 51.2594 65.7421 65.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000128 512 160 1140 64512 12.1324 3.44771 56.8097 99.2813 171.898 172.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 6.4e-05 4096 340 10620 277632 82.5059 62.8292 11419.1 1863.37 13428 13428.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1810 6.4e-05 2048 100 1000 304128 28.3812 477.904 843.489 1349.82 1349.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 3.2e-05 512 160 760 221184 63.0092 12.8205 98.5992 396.173 570.876 571.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.001024 1024 450 400 17136 0.694272 5.47757 50.1877 56.4002 56.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 250 3.2e-05 2048 67 2360 13824 231.141 55.8994 158.821 1670.33 2116.38 2116.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.001024 1024 190 720 16272 0.744512 9.53958 51.2839 61.6102 61.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000128 512 160 1140 71680 11.7774 3.49398 80.5954 103.26 199.353 199.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 6.4e-05 4096 340 10620 277760 82.5184 62.8094 15990.9 1861.66 17998.1 17998.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1810 6.4e-05 2048 100 1000 304320 28.4243 668.019 838.222 1534.71 1534.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 3.2e-05 512 160 760 245760 63.9563 13.1438 151.222 412.174 640.767 640.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.001024 1024 450 400 17200 0.74784 7.63494 51.2181 59.6442 59.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 250 3.2e-05 2048 67 2360 17920 230.974 56.0692 139.247 1675.55 2102.02 2102.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.001024 1024 190 720 16320 0.742368 13.2062 51.2398 65.2336 65.2899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000128 512 160 1140 71680 12.0614 3.49798 60.0866 103.393 179.264 179.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 6.4e-05 4096 340 10620 277760 82.339 62.8371 11125.8 1865.13 13136.4 13136.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1810 6.4e-05 2048 100 1000 304160 28.375 464.59 843.193 1336.2 1336.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 3.2e-05 512 160 760 245760 63.8834 13.1227 106.381 412.607 596.267 596.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.001024 1024 450 400 17120 0.747008 5.35757 51.2351 57.3828 57.4382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 250 3.2e-05 2048 67 2360 15360 231.086 55.978 165.438 1676.91 2129.6 2129.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.001024 1024 190 720 16160 0.74288 9.16224 50.0977 60.0434 60.0981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000128 512 160 1140 73728 11.618 3.49693 77.5516 103.356 196.251 196.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 6.4e-05 4096 340 10620 277632 82.3315 62.7709 14998.4 1866.12 17009.8 17010
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1810 6.4e-05 2048 100 1000 304224 28.3956 626.319 838.669 1493.43 1493.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 3.2e-05 512 160 760 245760 63.8929 13.128 141.534 412.59 631.417 631.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.001024 1024 450 400 17184 0.745472 7.12378 51.2407 59.1541 59.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 250 3.2e-05 2048 67 2360 15360 230.495 55.8879 112.265 1676.66 2075.49 2075.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.001024 1024 190 720 16320 0.743424 12.1988 51.2817 64.2669 64.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000128 512 160 1140 61440 12.608 3.44483 49.8005 99.2121 165.303 165.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 6.4e-05 4096 340 10620 277248 82.2763 62.6874 10577.3 1859.91 12582.4 12582.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1810 6.4e-05 2048 100 1000 304128 28.3995 444.743 837.914 1311.1 1311.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 3.2e-05 512 160 760 196608 66.0167 12.8102 81.2736 395.815 556.182 556.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.001024 1024 450 400 17088 0.696224 5.13648 50.1617 56.0358 56.0936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 250 3.2e-05 2048 67 2360 12288 230.545 55.6325 65.143 1664.59 2016.09 2016.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.001024 1024 190 720 16128 0.739392 8.75939 50.0761 59.6185 59.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000128 512 160 1140 70400 12.0975 3.51437 76.7948 103.349 195.98 196.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 6.4e-05 4096 340 10620 277600 83.0436 63.0038 15597.9 1869.44 17613.6 17613.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1810 6.4e-05 2048 100 1000 304300 28.3663 652.042 838.783 1519.23 1519.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 3.2e-05 512 160 760 230400 66.0263 13.166 138.316 412.474 630.249 630.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.001024 1024 450 400 17200 0.74528 7.46896 51.2648 59.5215 59.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 250 3.2e-05 2048 67 2360 16000 231.492 56.1332 122.522 1675.48 2085.81 2085.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.001024 1024 190 720 16300 0.743456 12.6556 51.2633 64.705 64.7602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000128 512 160 1140 64000 12.9571 3.50234 53.3448 103.351 173.392 173.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 6.4e-05 4096 340 10620 276800 82.9071 63.0492 10876 1864.66 12886.8 12887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1810 6.4e-05 2048 100 1000 304200 28.4004 457.589 838.189 1324.22 1324.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 3.2e-05 512 160 760 204800 69.1336 13.158 86.9789 412.316 581.857 582.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.001024 1024 450 400 17000 0.741152 5.20966 50.0558 56.0498 56.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 250 3.2e-05 2048 67 2360 12800 231.099 55.8792 70.2594 1665.48 2022.9 2023.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.001024 1024 190 720 16200 0.746944 8.97037 51.2307 60.989 61.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000128 512 160 1140 71680 11.4321 3.46317 94.3809 101.304 210.801 210.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 6.4e-05 4096 340 10620 277760 82.411 62.8352 19711.5 1862.99 21720 21720.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1810 6.4e-05 2048 100 1000 304192 28.3623 823.637 838.579 1690.63 1690.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 3.2e-05 512 160 760 229376 64.078 13.0474 174.896 404.294 656.581 656.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.001024 1024 450 400 17136 0.695808 9.42541 51.0308 61.1953 61.2507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 250 3.2e-05 2048 67 2360 14336 230.936 56.0169 139.799 1674.29 2101.23 2101.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.001024 1024 190 720 16240 0.745472 16.7017 51.2 68.6897 68.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000128 512 160 1140 57344 12.4323 3.36102 54.8597 96.5814 167.46 167.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1640 6.4e-05 4096 340 10620 276864 82.3792 62.8454 12983.3 1864.01 14992.7 14992.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1810 6.4e-05 2048 100 1000 303968 28.5081 542.469 843.397 1414.42 1414.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 3.2e-05 512 160 760 172032 66.249 12.6178 87.3676 385.134 551.632 551.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.001024 1024 450 400 17024 0.695904 6.23619 48.9105 55.8855 55.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 250 3.2e-05 2048 67 2360 14336 230.711 55.9677 91.441 1674.52 2052.82 2052.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.001024 1024 190 720 16128 0.741472 10.986 51.1931 62.965 63.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000128 512 160 1140 69120 11.9955 3.49661 89.1255 103.29 208.131 208.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 6.4e-05 4096 340 10620 277440 82.6414 62.8674 19032.4 1860.36 21038.5 21038.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1810 6.4e-05 2048 100 1000 304200 28.4047 793.122 837.91 1659.48 1659.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 3.2e-05 512 160 760 245760 63.999 13.1572 181.003 418.757 677.182 677.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.001024 1024 450 400 17160 0.744992 9.08531 51.2158 61.0888 61.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 250 3.2e-05 2048 67 2360 15360 231.235 55.93 143.627 1668.67 2099.65 2099.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.001024 1024 190 720 16320 0.744864 16.4285 51.2887 68.5039 68.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000128 512 160 1140 61440 12.7113 3.49965 54.6051 103.463 174.509 174.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 6.4e-05 4096 340 10620 277440 82.3914 62.8279 12846.5 1863.39 14855.3 14855.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1810 6.4e-05 2048 100 1000 304080 28.3973 535.8 838.776 1403.02 1403.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 3.2e-05 512 160 760 245760 63.96 13.1472 122.095 412.753 612.229 612.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.001024 1024 450 400 17040 0.749568 6.15286 51.2408 58.185 58.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 250 3.2e-05 2048 67 2360 15360 230.808 55.8932 97.8726 1670.71 2055.48 2055.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.001024 1024 190 720 16080 0.743136 10.5288 50.0996 61.4141 61.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000128 512 160 1140 73728 11.853 3.50618 90.3354 104.752 210.669 210.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 6.4e-05 4096 340 10620 277504 82.4484 62.8674 18524.4 1865.08 20535.1 20535.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1810 6.4e-05 2048 100 1000 304256 28.3996 770.116 838.773 1637.34 1637.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 3.2e-05 512 160 760 229376 67.4165 13.3345 163.815 418.042 662.88 663.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.001024 1024 450 400 17152 0.745248 8.82192 51.239 60.8479 60.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 250 3.2e-05 2048 67 2360 16384 230.885 55.8776 148.693 1671.55 2107.2 2107.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.001024 1024 190 720 16256 0.744864 15.8656 51.2381 67.8923 67.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000128 512 160 1140 65536 11.9349 3.44269 60.8505 99.3255 175.779 175.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 6.4e-05 4096 340 10620 276480 82.2577 62.7069 12376.3 1860.64 14382.1 14382.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1810 6.4e-05 2048 100 1000 304128 28.3812 516.557 838.695 1383.68 1383.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 3.2e-05 512 160 760 196608 65.9892 12.8088 94.4708 396.086 569.622 569.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.001024 1024 450 400 16896 0.688448 5.93261 50.0131 56.6751 56.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 250 3.2e-05 2048 67 2360 16384 230.727 55.8919 100.533 1673.89 2061.22 2061.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.001024 1024 190 720 16128 0.743904 10.2949 51.2389 62.3205 62.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000128 512 160 1140 61440 12.0531 3.44694 71.3688 99.2081 186.301 186.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 6.4e-05 4096 340 10620 277248 82.2719 62.714 16274.1 1859.89 18279.3 18279.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1810 6.4e-05 2048 100 1000 304128 28.3708 678.035 837.804 1544.26 1544.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 3.2e-05 512 160 760 196608 66.0216 12.8083 122.757 395.731 597.591 597.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.001024 1024 450 400 17088 0.709984 7.78278 51.2142 59.7496 59.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 250 3.2e-05 2048 67 2360 12288 230.593 55.6421 98.5752 1664.74 2054.83 2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.001024 1024 190 720 16128 0.740096 13.4157 50.0735 64.271 64.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000128 512 160 1140 49152 13.6104 3.44659 42.3756 99.3627 159.033 159.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 6.4e-05 4096 340 10620 276480 82.6753 62.9728 11228.4 1867.36 13241.6 13241.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1810 6.4e-05 2048 100 1000 303744 28.3689 470.84 837.585 1336.84 1336.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 3.2e-05 512 160 760 196608 66.0164 12.8195 86.4881 399.98 565.578 565.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.001024 1024 450 400 16896 0.694304 5.24083 50.1713 56.1495 56.2053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 250 3.2e-05 2048 67 2360 0 55.0681 0.00464 1648.97 1704.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.001024 1024 190 720 15744 55.8047 8.90934 1698.8 1763.64 59.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000128 512 160 1140 64000 12.5673 3.50502 76.1205 103.429 195.847 196.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 6.4e-05 4096 340 10620 276800 82.9517 63.0333 16594.8 1870.34 18611.3 18611.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1810 6.4e-05 2048 100 1000 304200 28.3563 694.28 843.755 1566.44 1566.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 3.2e-05 512 160 760 204800 69.1846 13.1545 133.612 417.159 633.383 633.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.001024 1024 450 400 17000 0.745472 7.876 50.0775 58.7416 58.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 250 3.2e-05 2048 67 2360 12800 231.034 55.8142 106.954 1688.2 2082.19 2082.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.001024 1024 190 720 16200 0.745472 13.6231 51.2586 65.6698 65.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000128 512 160 1140 51200 14.0224 3.49389 48.6198 103.566 169.932 170.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 6.4e-05 4096 340 10620 276800 82.7965 63.0312 11973.4 1870.39 13989.8 13990
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1810 6.4e-05 2048 100 1000 304000 28.4243 494.498 842.449 1365.42 1365.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 3.2e-05 512 160 760 204800 69.0493 13.1459 96.2602 412.787 591.51 591.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.001024 1024 450 400 16800 0.739488 5.66352 50.0792 56.5267 56.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 250 3.2e-05 2048 67 2360 0 55.2489 0.005248 1650.14 1705.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.001024 1024 190 720 16000 55.9956 9.65968 1701.4 1767.19 61.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000128 512 160 1128 77824 11.6881 3.50858 66.9817 104.692 187.097 187.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1640 6.4e-05 4096 340 10632 277888 82.5083 62.7814 12468.2 1863.39 14477.1 14477.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1810 6.4e-05 2048 100 1008 304288 28.4018 1046.75 838.898 1914.09 1914.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 3.2e-05 512 160 744 262144 63.3834 13.317 121.639 419.373 617.986 618.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1900 0.001024 1024 450 408 17248 0.74752 5.84499 51.2996 57.9335 57.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 250 3.2e-05 2048 67 2352 19456 231.701 55.9693 227.943 1676.74 2192.55 2192.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.001024 1024 190 720 16416 0.745312 10.0363 51.3249 62.1485 62.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000128 512 160 1128 79360 11.6735 3.52256 70.634 104.966 191.024 191.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 6.4e-05 4096 340 10632 277760 82.9136 62.8859 13123.4 1865.53 15135 15135.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1810 6.4e-05 2048 100 1008 304280 28.3859 555.175 847.256 1430.87 1430.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 3.2e-05 512 160 744 256000 64.5413 13.3851 126.538 423.675 628.412 628.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 0.001024 1024 450 408 17240 0.747296 6.24973 51.2838 58.3225 58.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 250 3.2e-05 2048 67 2352 19200 232.175 56.1251 208.403 1675.55 2172.45 2172.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.001024 1024 190 720 16400 0.744352 10.5088 51.2949 62.5918 62.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000128 512 160 1128 76800 11.5676 3.49782 68.9688 103.256 187.518 187.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 6.4e-05 4096 340 10632 277824 82.6155 62.8419 12926.8 1861.9 14934.4 14934.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1810 6.4e-05 2048 100 1008 304272 28.3832 544.076 838.279 1410.79 1410.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 3.2e-05 512 160 744 245760 64.0068 13.142 120.033 412.214 609.668 609.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.001024 1024 450 408 17232 0.749536 6.19866 51.2791 58.2708 58.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 250 3.2e-05 2048 67 2352 18432 231.19 56.0085 192.243 1673.02 2152.65 2152.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.001024 1024 190 720 16368 0.745056 10.6476 51.2592 62.6963 62.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000128 512 160 1128 73728 12.2645 3.4977 46.7516 103.295 166.039 166.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 6.4e-05 4096 340 10632 277632 82.3399 62.7531 8343.33 1861.45 10350.1 10350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1810 6.4e-05 2048 100 1008 304224 28.4101 350.134 838.27 1216.86 1216.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 3.2e-05 512 160 744 245760 63.9195 13.1174 78.2715 412.236 567.822 568.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 0.001024 1024 450 408 17184 0.745472 4.07946 51.2796 56.1458 56.2026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 250 3.2e-05 2048 67 2352 18432 231.288 55.906 205.344 1672.96 2165.69 2165.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.001024 1024 190 720 16320 0.74688 6.97779 51.2634 59.0295 59.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000128 512 160 1128 75264 11.5861 3.49757 75.5036 103.589 194.397 194.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 6.4e-05 4096 340 10632 277760 82.7101 62.891 14986.6 1860.69 16993.2 16993.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1810 6.4e-05 2048 100 1008 304248 28.4652 628.319 838.105 1494.94 1494.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 3.2e-05 512 160 744 243712 64.6028 13.1962 138.239 413.613 629.922 630.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.001024 1024 450 408 17192 0.720896 7.21267 51.2329 59.2098 59.2671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 250 3.2e-05 2048 67 2352 17920 231.42 56.0861 215.17 1672.76 2175.62 2175.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.001024 1024 190 720 16352 0.743424 12.4793 51.3 64.5656 64.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000128 512 160 1128 71680 11.9665 3.46774 51.4374 101.312 168.407 168.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 6.4e-05 4096 340 10632 277760 82.5052 62.8305 9429.85 1863.12 11438.5 11438.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1810 6.4e-05 2048 100 1008 304192 28.3935 402.203 848.246 1278.89 1278.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 3.2e-05 512 160 744 229376 64.0849 13.0432 82.3843 404.299 564.082 564.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.001024 1024 450 408 17136 0.692224 4.62438 50.3976 55.7573 55.8137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 250 3.2e-05 2048 67 2352 17920 231.308 56.041 222.89 1675.89 2186.32 2186.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.001024 1024 190 720 16240 0.74688 7.83702 51.1939 59.8203 59.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000128 512 160 1128 77824 11.5268 3.51232 74.5745 104.726 194.565 194.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 6.4e-05 4096 340 10632 277760 82.4565 62.7719 13818.8 1863.21 15827.4 15827.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1810 6.4e-05 2048 100 1008 304256 28.3882 616.861 838.875 1484.17 1484.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 3.2e-05 512 160 744 262144 63.3649 13.3258 138.926 418.054 633.948 634.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.001024 1024 450 408 17216 0.747776 6.97277 51.3044 59.0688 59.1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 250 3.2e-05 2048 67 2352 18432 230.743 56.038 131.499 1677.1 2095.56 2095.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.001024 1024 190 720 16384 0.746176 11.9616 51.3268 64.0762 64.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000128 512 160 1128 73728 12.5222 3.5135 49.6878 105.676 171.632 171.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1640 6.4e-05 4096 340 10632 277504 82.4432 62.8568 8806.84 1881.38 10833.7 10833.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1810 6.4e-05 2048 100 1008 304128 28.4067 410.86 846.016 1285.33 1285.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 3.2e-05 512 160 744 262144 63.3765 13.3189 92.176 421.74 590.885 591.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.001024 1024 450 408 17152 0.733376 4.68378 51.5183 56.9814 57.0367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 250 3.2e-05 2048 67 2352 16384 231.183 55.852 172.14 1686.13 2145.49 2145.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.001024 1024 190 720 16256 0.742784 7.94829 51.4598 60.1939 60.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000128 512 160 1128 73728 11.4712 3.4912 79.3322 102.314 196.826 196.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 6.4e-05 4096 340 10632 277632 82.7581 62.8948 15883.1 1862.35 17891.3 17891.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1810 6.4e-05 2048 100 1008 304200 28.3832 667.484 838.663 1534.58 1534.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 3.2e-05 512 160 744 239616 63.8389 13.0516 144.459 408.382 630.003 630.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.001024 1024 450 408 17208 0.74752 7.66058 51.3003 59.75 59.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 250 3.2e-05 2048 67 2352 18432 231.044 56.0873 142.337 1682.66 2112.32 2112.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.001024 1024 190 720 16344 0.744992 12.9994 51.2799 65.0671 65.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000128 512 160 1128 64512 12.23 3.44608 54.8087 99.186 169.907 170.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1640 6.4e-05 4096 340 10632 277632 82.3946 62.8334 11084.2 1861.61 13091.2 13091.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1810 6.4e-05 2048 100 1008 304128 28.3668 465.534 838.006 1331.96 1332.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 3.2e-05 512 160 744 221184 63.0006 12.8287 93.7368 395.797 565.634 565.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.001024 1024 450 408 17136 0.698208 5.40058 50.5858 56.7291 56.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 250 3.2e-05 2048 67 2352 13824 231.428 56.0538 141.394 1668.75 2097.82 2097.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.001024 1024 190 720 16272 0.743648 9.02755 51.254 61.0697 61.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000128 512 160 1128 76800 11.462 3.49389 80.4257 103.278 198.883 199.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 6.4e-05 4096 340 10632 277760 82.4176 62.8488 15135.2 1861.91 17142.6 17142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1810 6.4e-05 2048 100 1008 304240 28.3876 634.515 838.279 1501.23 1501.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 3.2e-05 512 160 744 245760 63.9637 13.1362 140.754 412.298 630.42 630.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.001024 1024 450 408 17200 0.74752 7.30624 51.2801 59.3767 59.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 250 3.2e-05 2048 67 2352 17920 230.917 56.0747 131.054 1681.97 2100.2 2100.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.001024 1024 190 720 16320 0.744256 12.3392 51.2368 64.3642 64.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000128 512 160 1128 71680 12.0559 3.49594 57.0988 103.29 176.167 176.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 6.4e-05 4096 340 10632 277760 82.28 62.8114 10756.6 1862.04 12764 12764.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1810 6.4e-05 2048 100 1008 304160 28.373 452.518 837.94 1318.88 1318.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 3.2e-05 512 160 744 245760 63.8803 13.1215 101.009 412.207 590.493 590.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.001024 1024 450 408 17120 0.702912 5.2497 51.2732 57.2694 57.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 250 3.2e-05 2048 67 2352 15360 230.739 55.987 81.4879 1675.25 2043.65 2043.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.001024 1024 190 720 16160 0.741312 8.82797 50.0716 59.6828 59.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000128 512 160 1128 73728 11.5785 3.49683 92.4432 103.265 211.011 211.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 6.4e-05 4096 340 10632 277632 82.3113 62.7735 19088.8 1863.89 21098 21098.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1810 6.4e-05 2048 100 1008 304224 28.3762 805.34 837.939 1671.7 1671.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 3.2e-05 512 160 744 245760 63.8456 13.129 178.756 412.129 668.129 668.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.001024 1024 450 408 17184 0.744384 9.29853 51.2705 61.3572 61.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 250 3.2e-05 2048 67 2352 18432 230.303 55.9002 173.527 1672.56 2132.48 2132.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.001024 1024 190 720 16320 0.74368 16.2604 51.2582 68.3039 68.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000128 512 160 1128 61440 12.4537 3.45485 56.2168 99.2922 171.652 171.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1640 6.4e-05 4096 340 10632 277248 82.298 62.7211 12365.3 1861.37 14372 14372.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1810 6.4e-05 2048 100 1008 304128 28.4739 520.247 838.754 1387.52 1387.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 3.2e-05 512 160 744 196608 65.9847 12.8113 93.9012 396.067 569.034 569.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.001024 1024 450 408 17088 0.696928 6.06368 50.6007 57.4065 57.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 250 3.2e-05 2048 67 2352 12288 230.518 55.6349 74.172 1668.31 2028.83 2028.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.001024 1024 190 720 16128 0.741376 10.5451 50.0973 61.4265 61.4834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000128 512 160 1128 76800 11.391 3.50592 94.8268 103.276 213.216 213.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 6.4e-05 4096 340 10632 277600 82.973 63.0213 18961.5 1863.62 20971.4 20971.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1810 6.4e-05 2048 100 1008 304200 28.4098 795.582 842.871 1666.91 1666.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 3.2e-05 512 160 744 230400 65.9985 13.163 166.562 412.198 658.189 658.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.001024 1024 450 408 17200 0.753664 9.33344 51.3006 61.4305 61.4856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 250 3.2e-05 2048 67 2352 16000 231.586 56.1684 148.541 1680.55 2117.03 2117.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.001024 1024 190 720 16300 0.742176 16.2822 51.2389 68.3082 68.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000128 512 160 1128 76800 11.5805 3.50182 68.5124 103.43 187.244 187.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 6.4e-05 4096 340 10632 276800 82.9645 63.0237 12774.7 1866.18 14787.1 14787.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1810 6.4e-05 2048 100 1008 304000 28.4634 537.73 838.517 1404.76 1404.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 3.2e-05 512 160 744 204800 69.1173 13.1564 99.7491 412.654 594.951 595.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.001024 1024 450 408 17000 0.694144 6.31206 51.1898 58.2393 58.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 250 3.2e-05 2048 67 2352 12800 231.013 55.8455 80.6537 1666.98 2034.68 2034.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.001024 1024 190 720 16200 0.749152 10.4325 51.2636 62.49 62.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000128 512 160 1128 71680 11.432 3.46445 88.5317 101.32 204.974 205.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 6.4e-05 4096 340 10632 277760 82.4509 62.8489 18578.7 1863.07 20587.3 20587.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1810 6.4e-05 2048 100 1008 304192 28.3946 780.536 838.9 1647.87 1647.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 3.2e-05 512 160 744 229376 64.0485 13.0396 161.339 404.345 643.038 643.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.001024 1024 450 408 17136 0.704512 9.03622 51.2596 61.0434 61.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 250 3.2e-05 2048 67 2352 17920 230.767 56.0023 163.029 1674.39 2124.37 2124.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.001024 1024 190 720 16240 0.745664 15.49 51.198 67.4775 67.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000128 512 160 1128 57344 12.4303 3.35741 52.0327 96.4987 164.55 164.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1640 6.4e-05 4096 340 10632 276864 82.3741 62.8217 12187.8 1862.42 14195.6 14195.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1810 6.4e-05 2048 100 1008 303968 28.4227 514.552 837.821 1380.84 1380.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 3.2e-05 512 160 744 172032 66.2648 12.616 80.4662 384.801 544.416 544.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.001024 1024 450 408 17024 0.69424 5.86771 50.3999 57.004 57.0593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 250 3.2e-05 2048 67 2352 14336 230.682 55.974 87.0192 1675.43 2049.29 2049.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.001024 1024 190 720 16128 0.743552 9.95942 51.1715 61.9181 61.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000128 512 160 1128 76800 11.3956 3.49843 89.4133 103.285 207.808 207.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 6.4e-05 4096 340 10632 277440 82.6071 62.8611 17920 1860.35 19926.1 19926.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1810 6.4e-05 2048 100 1008 304200 28.3771 755.77 838.131 1622.32 1622.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 3.2e-05 512 160 744 245760 63.992 13.1563 168.868 412.192 658.474 658.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.001024 1024 450 408 17160 0.74752 8.73014 51.2773 60.7968 60.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 250 3.2e-05 2048 67 2352 15360 231.216 55.9954 135.998 1668.66 2092.05 2092.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.001024 1024 190 720 16320 0.746912 15.0673 51.2876 67.1443 67.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000128 512 160 1128 76800 11.544 3.50086 65.0644 103.448 183.78 183.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 6.4e-05 4096 340 10632 277440 82.3842 62.8123 11527.1 1863.04 13535.6 13535.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1810 6.4e-05 2048 100 1008 304080 28.4304 485.714 838.76 1352.95 1353.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 3.2e-05 512 160 744 245760 63.9138 13.1406 109.361 412.773 599.457 599.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.001024 1024 450 408 17040 0.746624 5.63405 51.2963 57.7202 57.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 250 3.2e-05 2048 67 2352 15360 230.959 56.013 88.5379 1670.23 2045.92 2046.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.001024 1024 190 720 16080 0.74176 9.64848 50.0962 60.5305 60.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000128 512 160 1128 73728 11.8655 3.50618 83.1175 104.767 203.476 203.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1640 6.4e-05 4096 340 10632 277504 82.4629 62.8554 17132.3 1865.28 19143.2 19143.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1810 6.4e-05 2048 100 1008 304128 28.3916 721.615 838.762 1588.82 1588.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 3.2e-05 512 160 744 262144 63.3498 13.3227 170.683 418.1 665.723 665.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.001024 1024 450 408 17152 0.745984 8.39037 51.2974 60.4765 60.5321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 250 3.2e-05 2048 67 2352 16384 230.996 56.1267 138.789 1678.01 2104.11 2104.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.001024 1024 190 720 16256 0.744448 14.2506 51.2411 66.2795 66.3365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000128 512 160 1128 65536 12.0993 3.44013 56.8885 99.2514 171.912 172.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1640 6.4e-05 4096 340 10632 276480 82.1928 62.6555 11620.6 1859.18 13624.9 13625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1810 6.4e-05 2048 100 1008 303872 28.391 487.711 837.527 1353.67 1353.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 3.2e-05 512 160 744 196608 65.9897 12.8092 88.0516 398.988 566.108 566.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.001024 1024 450 408 16896 0.740832 5.64467 50.0499 56.4767 56.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 250 3.2e-05 2048 67 2352 16384 230.727 55.9086 93.8611 1670.24 2050.93 2051.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.001024 1024 190 720 16128 0.747072 9.59475 51.2105 61.596 61.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000128 512 160 1125 75776 11.8476 3.51254 72.0283 104.583 192.199 192.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1640 6.4e-05 4096 340 10625 277888 82.4508 62.7856 14054.8 1861.45 16061.7 16061.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1810 6.4e-05 2048 100 1000 304352 28.3852 1138.51 837.923 2004.87 2004.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 3.2e-05 512 160 750 253952 64.3504 13.3237 137.078 417.551 632.582 632.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1900 0.001024 1024 450 400 17312 0.752 6.57613 51.2973 58.6688 58.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 250 3.2e-05 2048 67 2350 20480 230.915 56.1462 258.683 1674.98 2220.92 2221.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.001024 1024 190 725 16384 0.746976 11.5115 51.2818 63.5853 63.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000128 512 160 1125 76800 11.8886 3.52032 67.1473 104.956 187.739 187.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 6.4e-05 4096 340 10625 277760 82.9052 62.887 12610.8 1861.2 14618 14618.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1810 6.4e-05 2048 100 1000 304360 28.3873 528.907 838.155 1395.5 1395.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 3.2e-05 512 160 750 256000 64.5062 13.3831 123.364 419.103 620.626 620.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 0.001024 1024 450 400 17280 0.747744 5.91667 51.2737 57.9821 58.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 250 3.2e-05 2048 67 2350 20480 231.869 56.1131 215.474 1675.31 2178.96 2179.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.001024 1024 190 725 16360 0.7464 10.154 51.2697 62.2127 62.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000128 512 160 1125 71680 12.4612 3.49725 43.7156 103.366 163.275 163.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1640 6.4e-05 4096 340 10625 277760 82.58 62.8373 8131.3 1863.62 10140.6 10140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1810 6.4e-05 2048 100 1000 304320 28.3898 988.152 838.924 1855.51 1855.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 3.2e-05 512 160 750 245760 63.9749 13.1406 77.0966 416.696 571.182 571.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1900 0.001024 1024 450 400 17200 0.7168 3.86912 51.2398 55.8691 55.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 250 3.2e-05 2048 67 2350 20480 231.542 56.1277 217.872 1677.15 2182.88 2183.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.001024 1024 190 725 16320 0.748544 6.65245 51.2878 58.7311 58.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000128 512 160 1125 73728 11.7755 3.49824 69.3872 103.316 188.199 188.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 6.4e-05 4096 340 10625 277824 82.5928 62.8506 13431.7 1862.97 15440.4 15440.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1810 6.4e-05 2048 100 1000 304320 28.4003 557.552 838.874 1424.87 1424.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 3.2e-05 512 160 750 245760 63.99 13.14 126.45 414.694 618.539 618.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.001024 1024 450 400 17280 0.748064 6.2951 51.2963 58.3823 58.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 250 3.2e-05 2048 67 2350 18432 231.22 55.9969 192.102 1673.82 2153.32 2153.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.001024 1024 190 725 16368 0.744448 11.0438 51.3066 63.1384 63.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000128 512 160 1125 73728 12.0838 3.49414 48.7482 103.374 167.931 168.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 6.4e-05 4096 340 10625 277632 82.3449 62.7743 8690.58 1862.79 10698.7 10698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1810 6.4e-05 2048 100 1000 304224 28.3724 361.447 838.952 1228.82 1228.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 3.2e-05 512 160 750 245760 63.8821 13.1247 82.4135 412.578 572.272 572.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 0.001024 1024 450 400 17184 0.746944 4.15955 51.2432 56.1944 56.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 250 3.2e-05 2048 67 2350 18432 231.154 55.985 203.749 1674.31 2165.38 2165.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.001024 1024 190 725 16320 0.747232 7.14752 51.3105 59.2491 59.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000128 512 160 1125 75264 11.7666 3.50486 74.0717 103.603 193.164 193.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 6.4e-05 4096 340 10625 277760 82.6685 62.8525 14385.9 1860.98 16392.6 16392.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1810 6.4e-05 2048 100 1000 304304 28.3727 602.993 839.461 1470.87 1470.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 3.2e-05 512 160 750 243712 64.5868 13.1932 135.42 413.655 627.129 627.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.001024 1024 450 400 17248 0.745472 6.80544 51.2507 58.8454 58.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 250 3.2e-05 2048 67 2350 17920 231.246 56.105 206.188 1672.87 2166.6 2166.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.001024 1024 190 725 16352 0.745312 12.0893 51.2782 64.1569 64.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000128 512 160 1125 71680 12.1148 3.46659 49.7124 101.233 166.759 166.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 6.4e-05 4096 340 10625 277760 82.4413 62.8531 9068.78 1861.34 11075.6 11075.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1810 6.4e-05 2048 100 1000 304192 28.3894 386.123 841.473 1256.03 1256.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 3.2e-05 512 160 750 229376 64.0523 13.0383 80.7108 403.968 562.034 562.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.001024 1024 450 400 17136 0.694144 4.30285 50.584 55.625 55.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 250 3.2e-05 2048 67 2350 17920 231.201 56.0538 214.694 1672.8 2174.94 2175.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.001024 1024 190 725 16240 0.742464 7.58355 51.2015 59.5681 59.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000128 512 160 1125 73728 12.0462 3.50765 72.4059 104.722 192.91 193.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 6.4e-05 4096 340 10625 277760 82.4636 62.7603 14502.8 1866.91 16515.2 16515.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1810 6.4e-05 2048 100 1000 304320 28.4076 626.715 838.891 1494.06 1494.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 3.2e-05 512 160 750 245760 65.3218 13.3245 139.194 418.054 636.165 636.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.001024 1024 450 400 17280 0.748928 7.05037 51.3284 59.1698 59.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 250 3.2e-05 2048 67 2350 20480 232.027 56.193 149.883 1684.19 2122.48 2122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.001024 1024 190 725 16320 0.743264 12.2898 51.2717 64.3482 64.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000128 512 160 1125 73728 12.3182 3.51254 51.2978 104.757 172.128 172.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1640 6.4e-05 4096 340 10625 277504 82.4947 62.8517 9211.9 1865.07 11222.5 11222.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1810 6.4e-05 2048 100 1000 304256 28.4014 418.207 838.872 1285.52 1285.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 3.2e-05 512 160 750 229376 67.3815 13.3217 85.0432 418.102 584.115 584.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.001024 1024 450 400 17152 0.74592 4.79219 51.24 56.8207 56.8756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 250 3.2e-05 2048 67 2350 16384 231.159 55.9718 169.769 1671.44 2128.53 2128.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.001024 1024 190 725 16256 0.750848 8.27786 51.267 60.3364 60.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000128 512 160 1125 73728 11.4683 3.48918 81.3767 102.297 198.85 199.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 6.4e-05 4096 340 10625 277632 82.7967 62.8942 15927.9 1862.21 17936 17936.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1810 6.4e-05 2048 100 1000 304272 28.373 662.323 843.202 1533.95 1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 3.2e-05 512 160 750 239616 63.8359 13.0581 147.33 408.41 632.905 633.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.001024 1024 450 400 17208 0.694336 7.5336 51.2268 59.4958 59.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 250 3.2e-05 2048 67 2350 18432 231.07 56.0968 142.029 1676.04 2105.42 2105.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.001024 1024 190 725 16344 0.743424 13.0508 51.3088 65.1462 65.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000128 512 160 1125 64512 12.0305 3.44058 54.5357 99.1886 169.425 169.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1640 6.4e-05 4096 340 10625 277632 82.4777 62.8405 11371.1 1861.59 13378.2 13378.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1810 6.4e-05 2048 100 1000 304128 28.459 474.233 837.864 1340.6 1340.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 3.2e-05 512 160 750 221184 63.0084 12.8279 97.834 395.792 569.733 569.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.001024 1024 450 400 17136 0.696032 5.38832 49.8014 55.9305 55.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 250 3.2e-05 2048 67 2350 13824 231.361 56.0052 138.853 1671.8 2098.21 2098.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.001024 1024 190 725 16272 0.745472 9.42899 51.2903 61.5085 61.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000128 512 160 1125 71680 11.7775 3.49622 75.8513 103.239 194.586 194.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 6.4e-05 4096 340 10625 277760 82.5251 62.8165 15411.9 1861.1 17418.6 17418.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1810 6.4e-05 2048 100 1000 304320 28.375 642.953 837.983 1509.36 1509.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 3.2e-05 512 160 750 245760 63.9686 13.1406 146.695 412.165 636.243 636.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.001024 1024 450 400 17200 0.743424 7.35642 52.3625 60.5052 60.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 250 3.2e-05 2048 67 2350 20480 230.46 56.1344 153.604 1675.14 2115.54 2115.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.001024 1024 190 725 16320 0.749568 12.5498 51.2596 64.603 64.6615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000128 512 160 1125 71680 12.0625 3.49622 57.6201 103.394 176.799 176.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 6.4e-05 4096 340 10625 277760 82.3034 62.8116 10761.2 1864.44 12771 12771.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1810 6.4e-05 2048 100 1000 304160 28.384 449.125 843.682 1321.24 1321.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 3.2e-05 512 160 750 245760 63.8406 13.1281 102.901 412.528 592.664 592.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.001024 1024 450 400 17120 0.746432 5.24666 51.2389 57.274 57.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 250 3.2e-05 2048 67 2350 20480 230.003 55.9733 108.487 1676.88 2071.53 2071.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.001024 1024 190 725 16160 0.741952 9.00278 50.1204 59.907 59.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000128 512 160 1125 73728 11.5843 3.49725 91.6278 103.246 210.174 210.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 6.4e-05 4096 340 10625 277632 82.3057 62.7735 18633.2 1860.65 20639.2 20639.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1810 6.4e-05 2048 100 1000 304224 28.3848 777.599 837.674 1643.71 1643.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 3.2e-05 512 160 750 245760 63.8252 13.1256 178.206 412.078 667.5 667.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.001024 1024 450 400 17184 0.708992 8.93133 51.2148 60.8986 60.9546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 250 3.2e-05 2048 67 2350 18432 230.319 55.9318 168.682 1672.29 2127.41 2127.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.001024 1024 190 725 16320 0.745664 16.1444 51.2826 68.2162 68.2721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000128 512 160 1125 61440 12.3614 3.44445 55.7925 99.224 171.05 171.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1640 6.4e-05 4096 340 10625 277248 82.271 62.6936 12531.8 1860.07 14537 14537.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1810 6.4e-05 2048 100 1000 304128 28.3691 524.076 846.731 1399.22 1399.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 3.2e-05 512 160 750 196608 65.9721 12.8168 95.9588 395.959 570.979 571.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.001024 1024 450 400 17088 0.694656 5.97197 50.7933 57.5009 57.5561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 250 3.2e-05 2048 67 2350 12288 230.559 55.7885 75.5343 1677.99 2040.06 2040.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.001024 1024 190 725 16128 0.740576 10.3465 50.1014 61.2308 61.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000128 512 160 1125 70400 11.8986 3.50982 88.4089 103.36 207.398 207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 6.4e-05 4096 340 10625 277600 82.9854 63.0137 18849.8 1869.04 20865 20865.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1810 6.4e-05 2048 100 1000 304300 28.3648 783.809 838.824 1651.04 1651.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 3.2e-05 512 160 750 230400 65.9756 13.1665 168.407 412.532 660.342 660.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.001024 1024 450 400 17200 0.714752 8.97024 51.2644 60.9923 61.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 250 3.2e-05 2048 67 2350 19200 230.948 56.0915 176.473 1675.24 2138.95 2139.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.001024 1024 190 725 16300 0.748192 16.3205 51.286 68.3987 68.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000128 512 160 1125 64000 12.7098 3.50413 60.399 103.342 180.181 180.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 6.4e-05 4096 340 10625 276800 82.9804 63.0169 12550 1864.62 14560.8 14561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1810 6.4e-05 2048 100 1000 304200 28.3853 521.687 838.193 1388.31 1388.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 3.2e-05 512 160 750 204800 69.0991 13.158 99.8136 412.249 594.593 594.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.001024 1024 450 400 17000 0.74512 6.0232 50.054 56.8658 56.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 250 3.2e-05 2048 67 2350 12800 231.086 55.8449 78.8671 1665.57 2031.56 2031.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.001024 1024 190 725 16200 0.745312 10.4585 51.2635 62.5124 62.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000128 512 160 1125 71680 11.4362 3.46074 85.8287 101.298 202.238 202.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 6.4e-05 4096 340 10625 277760 82.4689 62.8282 18122.1 1862.97 20130.6 20130.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1810 6.4e-05 2048 100 1000 304192 28.3854 758.249 838.543 1625.22 1625.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 3.2e-05 512 160 750 229376 64.0787 13.0476 161.799 404.247 643.447 643.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.001024 1024 450 400 17136 0.727968 8.58486 51.192 60.5467 60.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 250 3.2e-05 2048 67 2350 17920 230.879 56.0845 159.996 1674 2121.14 2121.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.001024 1024 190 725 16240 0.746688 15.1572 51.2194 67.1672 67.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000128 512 160 1125 57344 12.4302 3.35907 50.9695 96.472 163.468 163.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1640 6.4e-05 4096 340 10625 276864 82.3627 62.8092 11789.8 1861.97 13797.1 13797.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1810 6.4e-05 2048 100 1000 303968 28.3692 494.05 837.435 1359.9 1359.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 3.2e-05 512 160 750 172032 66.2814 12.6214 79.5733 384.715 543.462 543.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.001024 1024 450 400 17024 0.694272 5.59494 49.5112 55.842 55.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 250 3.2e-05 2048 67 2350 14336 230.768 55.9396 84.4674 1675.79 2047.14 2047.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.001024 1024 190 725 16128 0.743968 9.75558 51.194 61.738 61.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000128 512 160 1125 69120 11.9901 3.50208 80.3115 103.292 199.319 199.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 6.4e-05 4096 340 10625 277440 82.6327 62.8663 17504.4 1860.45 19510.6 19510.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1810 6.4e-05 2048 100 1000 304200 28.3908 732.815 840.313 1601.57 1601.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 3.2e-05 512 160 750 245760 64.0158 13.1564 167.178 412.189 656.811 657.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.001024 1024 450 400 17160 0.71392 8.35846 51.2179 60.3326 60.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 250 3.2e-05 2048 67 2350 15360 231.234 55.9481 132.481 1668.64 2088.5 2088.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.001024 1024 190 725 16200 0.741376 14.4942 50.1057 65.3852 65.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000128 512 160 1125 61440 12.9637 3.50006 53.9705 103.374 174.032 174.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 6.4e-05 4096 340 10625 277440 82.382 62.8329 11659.7 1861.69 13666.8 13667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1810 6.4e-05 2048 100 1000 304080 28.3607 487.723 837.96 1354.09 1354.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 3.2e-05 512 160 750 245760 63.9239 13.1482 112.455 412.277 602.077 602.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.001024 1024 450 400 17040 0.745472 5.5713 51.216 57.5761 57.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 250 3.2e-05 2048 67 2350 15360 230.782 56.0223 88.1976 1669.01 2044.19 2044.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.001024 1024 190 725 16080 0.743744 9.79686 50.1027 60.6848 60.7409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000128 512 160 1125 73728 11.8593 3.51059 84.2101 104.765 204.562 204.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1640 6.4e-05 4096 340 10625 277504 82.4227 62.8641 16795.7 1865.31 18806.5 18806.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1810 6.4e-05 2048 100 1000 304256 28.3912 699.004 838.929 1566.37 1566.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 3.2e-05 512 160 750 229376 67.4191 13.3271 149.895 418.167 649.077 649.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.001024 1024 450 400 17152 0.745216 8.12099 51.2442 60.1531 60.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 250 3.2e-05 2048 67 2350 16384 230.899 55.9226 134.826 1671.8 2093.63 2093.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.001024 1024 190 725 16256 0.744608 14.3877 51.2673 66.4432 66.5006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000128 512 160 1125 65536 12.0693 3.44525 57.5199 99.3324 172.601 172.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1640 6.4e-05 4096 340 10625 276480 82.2898 62.7147 11962.6 1860.71 13968.5 13968.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1810 6.4e-05 2048 100 1000 304128 28.3812 496.893 838.745 1364.07 1364.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 3.2e-05 512 160 750 196608 65.9875 12.8102 91.1916 396.099 566.361 566.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.001024 1024 450 400 16896 0.730496 5.61325 50.0097 56.396 56.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 250 3.2e-05 2048 67 2350 16384 230.716 55.9468 95.5646 1671.73 2054.15 2054.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.001024 1024 190 725 16128 0.745472 9.8392 51.2664 61.8952 61.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000128 512 160 1152 73728 12.0322 3.50822 64.9056 104.691 185.362 185.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 6.4e-05 4096 340 10624 277888 82.4263 62.7731 12274.9 1863.37 14283.7 14284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1810 6.4e-05 2048 100 1024 304160 28.414 984.248 838.895 1851.6 1851.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 3.2e-05 512 160 768 245760 65.3016 13.328 115.943 418.097 612.935 613.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 0.001024 1024 450 416 17216 0.74752 5.9313 51.3132 58.0344 58.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 250 3.2e-05 2048 67 2368 15360 231.805 56.2054 165.548 1676.73 2130.48 2130.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.001024 1024 190 736 16352 0.743904 10.0291 51.3291 62.1456 62.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000128 512 160 1152 73728 12.5874 3.50912 44.5513 104.646 165.531 165.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1640 6.4e-05 4096 340 10624 277760 82.4683 62.7688 7893.88 1861.65 9900.99 9901.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1810 6.4e-05 2048 100 1024 304128 28.3848 984.03 838.211 1850.67 1850.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 3.2e-05 512 160 768 245760 65.3629 13.3263 75.1714 417.731 571.866 572.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1900 0.001024 1024 450 416 17152 0.746496 3.92678 51.2471 55.9623 56.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 250 3.2e-05 2048 67 2368 14336 231.684 55.9718 164.242 1677.24 2129.32 2129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.001024 1024 190 736 16320 0.744288 6.6032 51.3086 58.6996 58.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000128 512 160 1152 74240 12.082 3.52029 66.3521 105.05 187.235 187.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 6.4e-05 4096 340 10624 277760 82.8512 62.9103 12584 1863.01 14593.1 14593.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1810 6.4e-05 2048 100 1024 304160 28.4134 539.619 838.92 1407 1407.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 3.2e-05 512 160 768 245760 65.7999 13.3862 119.758 419.425 618.642 618.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.001024 1024 450 416 17200 0.748576 6.20467 51.3077 58.3008 58.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 250 3.2e-05 2048 67 2368 15360 232.09 56.3413 163.878 1676.94 2129.44 2129.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.001024 1024 190 736 16320 0.7448 10.4362 51.2982 62.5239 62.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000128 512 160 1152 71680 12.4542 3.49648 45.112 103.33 164.622 164.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 6.4e-05 4096 340 10624 277760 82.606 62.8195 8102.27 1862.71 10110.6 10110.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1810 6.4e-05 2048 100 1024 304080 28.3699 1017.02 838.525 1883.97 1884.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 3.2e-05 512 160 768 225280 66.6355 13.1456 70.8603 412.436 563.351 563.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 0.001024 1024 450 416 17120 0.741376 3.98131 51.245 56.0096 56.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 250 3.2e-05 2048 67 2368 15360 232.254 56.0825 166.373 1680.36 2135.27 2135.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.001024 1024 190 736 16240 0.741952 6.7295 51.239 58.7532 58.8087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000128 512 160 1152 70656 12.0311 3.4983 69.5976 104.247 189.599 189.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 6.4e-05 4096 340 10624 277824 82.547 62.8761 13591.2 1879.87 15616.7 15616.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1810 6.4e-05 2048 100 1024 304128 28.417 581.163 846.304 1455.94 1455.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 3.2e-05 512 160 768 233472 65.586 13.1379 122.492 416.192 617.673 617.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.001024 1024 450 416 17184 0.743424 6.6705 51.5176 58.9756 59.0316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 250 3.2e-05 2048 67 2368 13824 231.348 56.0626 150.471 1689.06 2127.14 2127.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.001024 1024 190 736 16320 0.744768 11.547 51.5292 63.8608 63.9185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000128 512 160 1152 67584 12.784 3.4951 44.9191 103.354 164.785 164.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 6.4e-05 4096 340 10624 277632 82.3116 62.7646 8654.3 1862.46 10662.1 10662.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1810 6.4e-05 2048 100 1024 304032 28.6454 370.958 838.607 1238.26 1238.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 3.2e-05 512 160 768 221184 67.0136 13.1256 75.6853 412.498 568.594 568.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.001024 1024 450 416 17088 0.743616 0 51.2222 51.974 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000128 512 160 1152 71680 12.0315 3.49946 66.1637 103.673 185.598 185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 6.4e-05 4096 340 10624 277760 82.7089 62.8607 13302.3 1862.28 15310.4 15310.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1810 6.4e-05 2048 100 1024 304136 28.4863 571.829 843.64 1444 1444.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 3.2e-05 512 160 768 243712 64.6322 13.2035 125.979 413.881 617.965 618.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.001024 1024 450 416 17192 0.745408 6.53366 51.3155 58.6384 58.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 250 3.2e-05 2048 67 2368 14336 231.749 56.0262 147.579 1674.03 2109.58 2109.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.001024 1024 190 736 16296 0.744192 11.0285 51.286 63.1022 63.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000128 512 160 1152 64512 12.6872 3.46714 42.0851 101.224 159.697 159.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 6.4e-05 4096 340 10624 277760 82.4714 62.8271 8552.34 1861.17 10559 10559.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1810 6.4e-05 2048 100 1024 304080 28.398 372.604 838.149 1239.2 1239.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 3.2e-05 512 160 768 229376 64.0774 13.0437 76.4159 403.952 557.751 557.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.001024 1024 450 416 17136 0.748032 4.3136 51.2912 56.3982 56.4531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 250 3.2e-05 2048 67 2368 14336 231.364 56.0338 137.88 1672.74 2098.21 2098.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.001024 1024 190 736 16240 0.74752 7.22787 51.2683 59.2865 59.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000128 512 160 1152 64512 12.7493 3.46749 35.6214 101.349 153.421 153.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 6.4e-05 4096 340 10624 276864 82.7194 62.9146 7008.96 1863.35 9018.16 9018.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1810 6.4e-05 2048 100 1024 303912 28.4104 308.093 838.474 1175.02 1175.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 3.2e-05 512 160 768 215040 65.8779 13.0622 59.5467 404.327 543.079 543.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.001024 1024 450 416 16968 0.742144 3.58803 50.1084 54.4813 54.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 250 3.2e-05 2048 67 2368 10752 232.132 56.0497 109.976 1678.7 2077.05 2077.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.001024 1024 190 736 16128 0.743424 5.89203 51.2084 57.8853 57.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000128 512 160 1152 73728 12.0462 3.51027 67.9713 104.697 188.446 188.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 6.4e-05 4096 340 10624 277760 82.4381 62.761 12998.4 1862.85 15006.7 15006.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1810 6.4e-05 2048 100 1024 304128 28.3862 585.792 842.346 1456.57 1456.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 3.2e-05 512 160 768 245760 65.3419 13.3284 126.559 418.037 623.535 623.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.001024 1024 450 416 17152 0.745632 6.72928 51.2696 58.7883 58.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 250 3.2e-05 2048 67 2368 14336 230.993 56.0926 96.7323 1676.56 2060.57 2060.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.001024 1024 190 736 16320 0.749056 11.4545 51.3304 63.5791 63.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000128 512 160 1152 73728 12.604 3.51027 48.3692 104.771 169.49 169.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1640 6.4e-05 4096 340 10624 277504 82.4747 62.8507 8388.73 1865.45 10399.7 10399.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1810 6.4e-05 2048 100 1024 304000 28.3652 398.137 838.766 1265.32 1265.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 3.2e-05 512 160 768 229376 67.4079 13.323 78.5623 418.1 577.663 577.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.001024 1024 450 416 17024 0.741472 4.57318 50.135 55.4942 55.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 250 3.2e-05 2048 67 2368 12288 231.436 55.8916 111.828 1671.68 2071.02 2071.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.001024 1024 190 736 16256 0.74752 7.69702 51.3291 59.8175 59.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000128 512 160 1152 61440 12.5952 3.44678 33.8903 99.2932 149.46 149.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1640 6.4e-05 4096 340 10624 277248 82.2783 62.6966 6960.01 1861.32 8966.51 8966.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1810 6.4e-05 2048 100 1024 303936 28.383 330.592 838.593 1197.61 1197.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 3.2e-05 512 160 768 196608 65.9817 12.8061 56.3459 396.046 531.451 531.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.001024 1024 450 416 16896 0.708352 3.73139 50.0462 54.5267 54.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 250 3.2e-05 2048 67 2368 6144 231.508 55.6648 58.2265 1666.02 2011.61 2011.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.001024 1024 190 736 16128 0.7424 6.37354 51.2415 58.4011 58.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000128 512 160 1152 69120 11.813 3.4927 88.0587 102.309 205.895 206.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 6.4e-05 4096 340 10624 277632 82.7103 62.9034 19107.7 1862.43 21115.9 21116.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1810 6.4e-05 2048 100 1024 304128 28.408 818.944 838.81 1686.21 1686.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 3.2e-05 512 160 768 221184 66.1478 13.0613 164.56 408.389 652.433 652.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.001024 1024 450 416 17136 0.736576 9.51126 51.2589 61.5494 61.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 250 3.2e-05 2048 67 2368 13824 231.416 56.1232 131.515 1676.21 2095.45 2095.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.001024 1024 190 736 16272 0.743424 16.4327 51.2777 68.4977 68.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000128 512 160 1152 64512 12.0195 3.44474 59.4389 99.2707 174.402 174.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1640 6.4e-05 4096 340 10624 277632 82.4978 62.8427 12405.9 1863.12 14414.6 14414.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1810 6.4e-05 2048 100 1024 303984 28.4047 523.707 838.708 1390.86 1390.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 3.2e-05 512 160 768 184320 67.4824 12.8196 90.4939 396.069 567.128 567.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.001024 1024 450 416 16992 0.742016 6.16922 50.1048 57.0604 57.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 250 3.2e-05 2048 67 2368 9216 231.247 55.8843 56.812 1672.24 2016.37 2016.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.001024 1024 190 736 16128 0.744256 10.6086 50.1273 61.5214 61.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000128 512 160 1152 69120 12.2725 3.48947 54.0914 102.421 172.502 172.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 6.4e-05 4096 340 10624 277344 82.6896 62.9023 10124.2 1862.68 12132.7 12132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1810 6.4e-05 2048 100 1024 303912 28.4488 432.129 838.771 1299.39 1299.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 3.2e-05 512 160 768 221184 66.1559 13.0596 90.4402 408.531 578.458 578.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.001024 1024 450 416 16848 0.739744 5.11194 50.0164 55.9122 55.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 250 3.2e-05 2048 67 2368 6912 231.994 56.0517 88.6438 1670.54 2047.42 2047.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.001024 1024 190 736 15984 0.741376 8.82893 50.03 59.6407 59.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000128 512 160 1152 71680 11.7574 3.49869 87.4588 103.237 206.175 206.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 6.4e-05 4096 340 10624 277760 82.4526 62.8268 18006 1861.2 20012.7 20012.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1810 6.4e-05 2048 100 1024 304080 28.3835 765.449 837.795 1631.68 1631.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 3.2e-05 512 160 768 225280 66.5951 13.1361 158.627 412.081 650.718 650.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.001024 1024 450 416 17120 0.74384 8.95386 51.2188 60.9628 61.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 250 3.2e-05 2048 67 2368 15360 231.076 56.0518 136.157 1681.21 2104.68 2104.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.001024 1024 190 736 16240 0.745312 15.8322 51.2204 67.8396 67.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000128 512 160 1152 71680 11.9282 3.49078 64.648 103.401 183.693 183.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 6.4e-05 4096 340 10624 277760 82.3015 62.8038 12131.3 1864.17 14140.8 14141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1810 6.4e-05 2048 100 1024 304000 28.3716 512.73 838.775 1379.92 1379.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 3.2e-05 512 160 768 204800 68.9679 13.1277 96.404 412.56 591.33 591.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.001024 1024 450 416 16960 0.741376 6.09485 50.0893 56.9684 57.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 250 3.2e-05 2048 67 2368 15360 230.755 55.9723 91.9445 1677.07 2055.92 2056.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.001024 1024 190 736 16160 0.746336 10.2037 51.2439 62.2382 62.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000128 512 160 1152 61440 13.2931 3.50019 47.1674 103.468 167.661 167.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 6.4e-05 4096 340 10624 277440 82.3717 62.8343 10199.7 1863.29 12208.4 12208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1810 6.4e-05 2048 100 1024 303840 28.3731 429.881 838.56 1296.86 1296.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 3.2e-05 512 160 768 184320 71.4298 15.7389 73.2305 412.671 573.336 573.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.001024 1024 450 416 16800 0.741216 5.12205 49.9824 55.8878 55.9427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 250 3.2e-05 2048 67 2368 7680 231.628 55.9555 94.9675 1670.57 2053.31 2053.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.001024 1024 190 736 16080 0.743616 8.48282 51.2452 60.5167 60.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000128 512 160 1152 67584 12.2316 3.49584 77.8546 103.27 197.078 197.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 6.4e-05 4096 340 10624 277632 82.344 62.7557 16950.3 1866.57 18962.2 18962.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1810 6.4e-05 2048 100 1024 304032 28.3692 726.866 837.962 1593.24 1593.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 3.2e-05 512 160 768 221184 67.0346 13.1242 146.471 412.16 639.063 639.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.001024 1024 450 416 17088 0.74544 0 51.2045 51.9588 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000128 512 160 1152 61440 12.5136 3.45008 53.3288 99.2233 168.743 168.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1640 6.4e-05 4096 340 10624 277248 82.2861 62.7022 11009.3 1861.24 13015.7 13015.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1810 6.4e-05 2048 100 1024 303936 28.4064 473.794 844.746 1346.99 1347.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 3.2e-05 512 160 768 196608 66.0002 12.8102 86.7648 395.836 561.672 561.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.001024 1024 450 416 16896 0.740768 5.46147 50.0206 56.2658 56.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 250 3.2e-05 2048 67 2368 6144 230.997 55.668 35.0254 1664.96 1986.84 1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.001024 1024 190 736 16128 0.74544 9.52749 51.2307 61.5475 61.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000128 512 160 1152 55296 13.0665 3.44813 42.899 99.5798 159.226 159.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1640 6.4e-05 4096 340 10624 277632 82.3839 62.8684 9549.05 1864.87 11559.4 11559.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1810 6.4e-05 2048 100 1024 303840 28.4837 409.067 838.722 1276.32 1276.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 3.2e-05 512 160 768 147456 72.1492 12.8102 56.0287 396.209 537.471 537.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.001024 1024 450 416 16704 0.739776 4.8784 49.9206 55.5835 55.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 250 3.2e-05 2048 67 2368 0 55.3185 0.005248 1659.98 1715.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.001024 1024 190 736 15840 56.0552 7.84717 1709.92 1773.94 58.6192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000128 512 160 1152 70400 11.8926 3.5072 82.2467 103.37 201.237 201.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 6.4e-05 4096 340 10624 277600 82.9885 63.0146 16708.7 1873.62 18728.5 18728.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1810 6.4e-05 2048 100 1024 304100 28.4529 712.649 843.522 1584.67 1584.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 3.2e-05 512 160 768 230400 65.968 13.1645 151.115 419.602 650.12 650.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.001024 1024 450 416 17100 0.744896 8.31946 51.251 60.3578 60.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 250 3.2e-05 2048 67 2368 12800 231.382 56.1309 106.926 1675.36 2069.99 2070.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.001024 1024 190 736 16200 0.744672 14.4058 51.218 66.4099 66.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000128 512 160 1152 64000 12.8353 3.49792 56.6364 103.43 176.632 176.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 6.4e-05 4096 340 10624 276800 82.9763 63.0275 11790.1 1866.13 13802.5 13802.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1810 6.4e-05 2048 100 1024 304000 28.4385 501.29 839.004 1368.78 1368.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 3.2e-05 512 160 768 204800 69.1249 13.158 94.6752 412.596 589.831 590.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.001024 1024 450 416 17000 0.743424 5.96397 51.2468 57.998 58.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 250 3.2e-05 2048 67 2368 6400 231.432 55.8039 37.948 1668.91 1994.28 1994.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.001024 1024 190 736 16000 0.74128 10.0059 50.0322 60.8229 60.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000128 512 160 1152 57600 13.7022 3.50406 45.3126 103.412 166.168 166.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 6.4e-05 4096 340 10624 277200 83.0135 63.031 9722.84 1863.5 11732.6 11732.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1810 6.4e-05 2048 100 1024 303900 28.3832 414.82 838.201 1281.45 1281.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 3.2e-05 512 160 768 230400 65.9998 13.1666 88.7333 412.323 580.494 580.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.001024 1024 450 416 16800 0.743392 4.83123 52.1781 57.7962 57.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 250 3.2e-05 2048 67 2368 9600 232.188 56.2278 48.3222 1674.3 2011.23 2011.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.001024 1024 190 736 15900 0.740544 8.06899 50.0084 58.8579 58.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000128 512 160 1152 64512 12.1531 3.46198 73.9919 101.223 191.058 191.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 6.4e-05 4096 340 10624 277760 82.4585 62.8408 16438.9 1861.29 18445.7 18445.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1810 6.4e-05 2048 100 1024 304080 28.3916 702.63 838.101 1569.17 1569.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 3.2e-05 512 160 768 229376 64.0743 13.0431 147.208 403.957 628.553 628.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.001024 1024 450 416 17136 0.747104 8.20429 51.2876 60.2825 60.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 250 3.2e-05 2048 67 2368 14336 238.612 56.0655 116.943 1688.56 2100.38 2100.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.001024 1024 190 736 16240 0.750848 14.0022 51.2655 66.0615 66.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000128 512 160 1152 57344 12.422 3.35763 50.095 97.4383 163.551 163.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1640 6.4e-05 4096 340 10624 276864 82.3661 62.8037 11428 1880.72 13454.1 13454.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1810 6.4e-05 2048 100 1024 303968 28.4631 490.343 846.346 1365.2 1365.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 3.2e-05 512 160 768 172032 66.2937 12.6152 77.2803 388.578 545.027 545.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.001024 1024 450 416 17024 0.695808 5.71949 50.6523 57.1101 57.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 250 3.2e-05 2048 67 2368 14336 230.7 55.9125 82.397 1689.53 2058.73 2058.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.001024 1024 190 736 16128 0.7448 9.65635 51.5082 61.9526 62.0086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000128 512 160 1152 64512 12.7455 3.4712 48.3512 101.384 166.188 166.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 6.4e-05 4096 340 10624 276864 82.5665 62.9022 9359.5 1863.79 11369 11369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1810 6.4e-05 2048 100 1024 303744 28.4529 399.577 837.763 1265.84 1265.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 3.2e-05 512 160 768 172032 71.1677 13.0428 64.4063 404.1 552.981 553.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.001024 1024 450 416 16800 0.744736 4.71837 50.0864 55.5921 55.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 250 3.2e-05 2048 67 2368 10752 231.306 56.0657 52.0647 1673.36 2012.99 2013.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.001024 1024 190 736 15792 0.741376 7.70048 49.9119 58.3969 58.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000128 512 160 1152 69120 12.0125 3.4976 79.6708 103.269 198.675 198.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 6.4e-05 4096 340 10624 277440 82.6233 62.869 16213.6 1864.21 18223.5 18223.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1810 6.4e-05 2048 100 1024 304080 28.4816 688.054 837.984 1554.57 1554.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 3.2e-05 512 160 768 215040 67.8878 13.1607 134.726 412.14 628.188 628.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.001024 1024 450 416 17040 0.744288 8.01587 51.1642 59.9686 60.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 250 3.2e-05 2048 67 2368 11520 231.477 56.0464 92.4515 1675.02 2055.18 2055.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.001024 1024 190 736 16200 0.743328 13.7421 51.2198 65.7485 65.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000128 512 160 1152 61440 13.0618 3.49517 53.8082 103.447 174.049 174.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 6.4e-05 4096 340 10624 277440 82.4267 62.828 11392.7 1862.94 13401.1 13401.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1810 6.4e-05 2048 100 1024 303840 28.3771 488.036 838.445 1354.9 1354.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 3.2e-05 512 160 768 184320 71.4126 13.1443 82.8202 412.578 580.227 580.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.001024 1024 450 416 16800 0.736192 5.75776 49.9793 56.5165 56.5742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 250 3.2e-05 2048 67 2368 7680 231.532 55.9199 45.1535 1670.2 2003 2003.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.001024 1024 190 736 16080 0.743808 9.4487 51.2412 61.4794 61.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000128 512 160 1152 46080 12.7364 3.21293 34.8521 93.1704 144.202 144.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1640 6.4e-05 4096 340 10624 276480 82.4332 62.7773 9556.82 1857.96 11560.2 11560.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1810 6.4e-05 2048 100 1024 303840 28.3985 405.142 838.421 1272.01 1272.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 3.2e-05 512 160 768 92160 72.6879 11.8938 35.5853 374.41 494.841 495.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.001024 1024 450 416 16560 0.684992 4.65715 49.4799 54.8652 54.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 250 3.2e-05 2048 67 2368 11520 231.134 56.0553 56.3647 1669.73 2013.47 2013.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.001024 1024 190 736 15840 0.741376 7.8336 50.0039 58.6239 58.6752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000128 512 160 1152 73728 11.868 3.51395 81.9455 104.755 202.305 202.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1640 6.4e-05 4096 340 10624 277504 82.4627 62.8688 16045.2 1865.2 18055.9 18056.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1810 6.4e-05 2048 100 1024 304000 28.4119 687.445 838.687 1554.59 1554.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 3.2e-05 512 160 768 229376 67.4182 13.3207 143.914 418.115 643.045 643.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.001024 1024 450 416 17024 0.745472 8.00358 50.1278 58.9229 58.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 250 3.2e-05 2048 67 2368 12288 230.902 56.0067 98.5044 1678.08 2063.68 2063.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.001024 1024 190 736 16256 0.745056 13.3079 51.3293 65.426 65.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000128 512 160 1152 65536 12.0953 3.44707 58.3523 99.3307 173.452 173.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1640 6.4e-05 4096 340 10624 276480 82.2853 62.717 10831.6 1860.75 12837.6 12837.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1810 6.4e-05 2048 100 1024 303872 28.4085 466.682 838.597 1333.73 1333.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 3.2e-05 512 160 768 196608 65.9998 12.8186 84.6928 400.264 564.041 564.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.001024 1024 450 416 16896 0.7432 5.43744 50.1299 56.3548 56.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 250 3.2e-05 2048 67 2368 8192 231.52 55.9616 45.8375 1671.62 2005.13 2005.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.001024 1024 190 736 16128 0.745472 9.216 51.3306 61.3357 61.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000128 512 160 1152 49152 13.62 3.44272 37.3855 99.3542 154.036 154.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1640 6.4e-05 4096 340 10624 276480 82.697 62.972 9947.7 1866.45 11960 11960.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1810 6.4e-05 2048 100 1024 303744 28.5772 424.945 838.032 1291.6 1291.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 3.2e-05 512 160 768 196608 66.0089 12.8179 77.2042 398.233 554.531 554.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.001024 1024 450 416 16512 0.73648 4.9705 49.7677 55.5183 55.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 250 3.2e-05 2048 67 2368 0 55.1793 0.005664 1648.83 1704.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.001024 1024 190 736 15744 55.918 7.83696 1698.74 1762.62 58.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000128 512 160 1160 71680 12.1983 3.50765 65.1628 104.676 185.765 185.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1640 6.4e-05 4096 340 10640 277760 82.4174 62.8163 12492.5 1863.8 14501.8 14502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1810 6.4e-05 2048 100 1000 304352 28.5123 983.048 838.763 1850.37 1850.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 3.2e-05 512 160 760 245760 65.2832 13.3181 119.154 418.028 616.052 616.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 0.001024 1024 450 400 17312 0.747552 5.89152 51.319 57.9987 58.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 250 3.2e-05 2048 67 2360 8192 232.188 55.9671 90.854 1676.57 2055.77 2055.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.001024 1024 190 720 16416 0.747584 10.2313 51.3214 62.3432 62.3964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000128 512 160 1160 69632 12.9073 3.51437 43.9437 104.632 165.233 165.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1640 6.4e-05 4096 340 10640 277504 82.5044 62.8222 8038.8 1863.17 10047.5 10047.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1810 6.4e-05 2048 100 1000 304320 28.3938 979.903 838.172 1846.51 1846.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 3.2e-05 512 160 760 245760 65.3173 13.3242 76.9785 417.729 573.625 573.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1900 0.001024 1024 450 400 17280 0.74752 3.84605 51.3015 55.9387 55.9973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 250 3.2e-05 2048 67 2360 8192 232.578 55.9821 96.1401 1679.46 2064.35 2064.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.001024 1024 190 720 16384 0.747648 6.56179 51.3037 58.6563 58.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000128 512 160 1160 71680 12.2602 3.52461 70.1113 105.956 192.082 192.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1640 6.4e-05 4096 340 10640 277600 82.7794 62.9099 14299.8 1879.91 16325.7 16325.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1810 6.4e-05 2048 100 1000 304360 28.3932 601.103 846.176 1475.72 1475.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 3.2e-05 512 160 760 245760 65.6958 13.3817 135.391 423.031 637.768 637.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.001024 1024 450 400 17280 0.747456 6.73587 51.5164 59.0427 59.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 250 3.2e-05 2048 67 2360 8960 232.669 56.148 104.208 1710.73 2103.94 2104.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.001024 1024 190 720 16400 0.747168 11.8353 51.5325 64.1566 64.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000128 512 160 1160 66560 12.7804 3.49427 46.6468 103.344 166.5 166.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1640 6.4e-05 4096 340 10640 277440 82.5644 62.9231 9025.5 1864.62 11035.8 11036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1810 6.4e-05 2048 100 1000 304320 28.3771 380.66 838.765 1247.84 1247.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 3.2e-05 512 160 760 225280 66.5766 13.1379 80.0179 412.463 572.469 572.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 0.001024 1024 450 400 17200 0.743424 4.34483 51.2389 56.3676 56.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 250 3.2e-05 2048 67 2360 7680 232.639 56.0377 89.0781 1676.64 2054.58 2054.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.001024 1024 190 720 16320 0.746496 7.46438 51.2612 59.511 59.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000128 512 160 1160 69120 12.7277 3.49536 40.6322 103.378 160.465 160.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1640 6.4e-05 4096 340 10640 276960 82.8379 62.9635 7337.09 1864.42 9347.53 9347.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1810 6.4e-05 2048 100 1000 304200 28.3668 1091.08 840.421 1959.92 1959.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 500 3.2e-05 512 160 760 215040 67.8863 13.1639 63.382 412.604 557.302 557.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1900 0.001024 1024 450 400 17160 0.745664 3.72694 51.2442 55.7586 55.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 250 3.2e-05 2048 67 2360 3840 232.945 55.9348 42.7012 1673.99 2005.76 2005.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.001024 1024 190 720 16320 0.744704 6.19984 51.3124 58.3002 58.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000128 512 160 1160 70656 12.0206 3.49594 67.2432 103.237 186.221 186.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1640 6.4e-05 4096 340 10640 277632 82.565 62.9301 13090.4 1862.95 15099.1 15099.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1810 6.4e-05 2048 100 1000 304320 28.4046 543.466 838.135 1410.05 1410.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 3.2e-05 512 160 760 233472 65.5594 13.1342 118.255 412.242 609.461 609.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.001024 1024 450 400 17280 0.744224 6.16768 51.2798 58.2337 58.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 250 3.2e-05 2048 67 2360 7680 232.41 56.0872 77.8206 1672.57 2039.07 2039.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.001024 1024 190 720 16368 0.744736 10.6661 51.2593 62.714 62.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000128 512 160 1160 67584 12.7867 3.48995 44.2596 103.28 164.049 164.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1640 6.4e-05 4096 340 10640 277248 82.3601 62.8112 8512.9 1863.97 10522.3 10522.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1810 6.4e-05 2048 100 1000 304224 28.3645 355.531 837.99 1221.93 1221.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 3.2e-05 512 160 760 221184 67.0402 13.1236 73.5917 412.198 566.223 566.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.001024 1024 450 400 17184 0.741728 4.15744 51.2172 56.159 56.2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 250 3.2e-05 2048 67 2360 6144 232.454 55.8967 61.932 1672.95 2023.42 2023.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.001024 1024 190 720 16320 0.746688 6.97805 51.2616 59.0269 59.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000128 512 160 1160 64512 12.3133 3.44653 35.3007 99.1676 150.463 150.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1640 6.4e-05 4096 340 10640 277056 82.6727 62.9837 7001.62 1864.32 9011.81 9012.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1810 6.4e-05 2048 100 1000 304128 28.4037 293.565 837.624 1159.64 1159.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 500 3.2e-05 512 160 760 184320 67.511 12.8263 51.4276 395.636 527.666 527.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 0.001024 1024 450 400 17136 0.693088 3.43789 51.206 55.3785 55.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 250 3.2e-05 2048 67 2360 4608 232.293 55.9189 47.1556 1672.25 2007.8 2007.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.001024 1024 190 720 16272 0.745664 5.77926 51.2496 57.8169 57.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000128 512 160 1160 71680 11.8447 3.49744 86.5913 103.573 205.731 205.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1640 6.4e-05 4096 340 10640 277536 82.7626 62.939 18516.8 1863.96 20526.7 20526.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1810 6.4e-05 2048 100 1000 304304 28.3668 786.771 837.86 1653.04 1653.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 3.2e-05 512 160 760 229376 66.3545 13.1959 164.975 413.464 658.268 658.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.001024 1024 450 400 17248 0.746976 9.0665 51.2488 61.1069 61.1623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 250 3.2e-05 2048 67 2360 7168 232.361 56.0268 102.553 1672.4 2063.53 2063.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.001024 1024 190 720 16352 0.743584 16.1087 51.2462 68.144 68.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000128 512 160 1160 64512 12.4933 3.46669 55.6129 101.306 173.107 173.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1640 6.4e-05 4096 340 10640 277312 82.591 62.9462 11674.4 1865 13685.2 13685.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1810 6.4e-05 2048 100 1000 304192 28.4017 490.5 838.485 1357.43 1357.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 3.2e-05 512 160 760 200704 67.6839 13.0437 93.288 404.257 578.536 578.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.001024 1024 450 400 17136 0.743584 5.65392 51.1918 57.6325 57.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 250 3.2e-05 2048 67 2360 7168 232.055 56.0263 96.4773 1676.36 2061.1 2061.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.001024 1024 190 720 16240 0.743616 9.7887 51.1928 61.7676 61.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000128 512 160 1160 64512 12.7407 3.46413 47.8785 101.361 165.677 165.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1640 6.4e-05 4096 340 10640 276864 82.7057 62.9171 9503.1 1863.61 11512.5 11512.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1810 6.4e-05 2048 100 1000 304080 28.3664 402.803 838.533 1269.75 1269.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 3.2e-05 512 160 760 215040 65.8814 13.0541 81.7832 404.377 565.367 565.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.001024 1024 450 400 17136 0.743552 4.54986 51.2747 56.6125 56.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 250 3.2e-05 2048 67 2360 5376 232.804 56.1482 78.9043 1676.67 2044.72 2044.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.001024 1024 190 720 16128 0.74192 8.05418 50.0672 58.9067 58.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000128 512 160 1160 69632 12.1526 3.50874 80.7269 104.624 201.233 201.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1640 6.4e-05 4096 340 10640 277504 82.445 62.8248 17098 1862.85 19106.4 19106.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1810 6.4e-05 2048 100 1000 304320 28.5452 727.327 838.092 1594.01 1594.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 3.2e-05 512 160 760 245760 65.3004 13.3283 164.851 417.654 661.405 661.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.001024 1024 450 400 17280 0.74912 8.43997 51.2983 60.5318 60.5844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 250 3.2e-05 2048 67 2360 8192 232.035 55.9932 71.7232 1675.46 2035.41 2035.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.001024 1024 190 720 16384 0.749568 15.0023 51.3024 67.097 67.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000128 512 160 1160 65536 12.9295 3.51027 53.2356 104.671 174.579 174.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1640 6.4e-05 4096 340 10640 277504 82.4817 62.9165 10437.3 1863.43 12446.3 12446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1810 6.4e-05 2048 100 1000 304256 28.3914 467.982 838.07 1334.49 1334.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 3.2e-05 512 160 760 229376 67.3892 13.3309 99.4046 417.698 598.094 598.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.001024 1024 450 400 17152 0.743424 5.37258 51.2132 57.3733 57.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 250 3.2e-05 2048 67 2360 4096 232.263 55.8551 51.9628 1672 2012.26 2012.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.001024 1024 190 720 16256 0.743424 9.4183 51.216 61.4184 61.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000128 512 160 1160 61440 12.6251 3.45107 41.0901 99.2246 156.617 156.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1640 6.4e-05 4096 340 10640 276480 82.5643 62.9128 8582.9 1864.13 10592.7 10592.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1810 6.4e-05 2048 100 1000 304128 28.3981 376.808 837.907 1243.16 1243.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 3.2e-05 512 160 760 196608 65.9909 12.8145 69.2508 395.783 544.119 544.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.001024 1024 450 400 17088 0.69632 4.49085 50.165 55.3949 55.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000128 512 160 1160 69120 11.8189 3.48701 82.53 102.225 200.287 200.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1640 6.4e-05 4096 340 10640 277344 82.7036 62.9262 17726.7 1862.38 19734.9 19735.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1810 6.4e-05 2048 100 1000 304272 28.3873 742.167 837.95 1608.55 1608.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 3.2e-05 512 160 760 221184 66.1656 13.0613 155.177 408.031 642.71 642.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.001024 1024 450 400 17208 0.74672 8.57542 51.2153 60.5798 60.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 250 3.2e-05 2048 67 2360 6912 232.602 56.1756 61.7564 1680.92 2031.64 2031.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.001024 1024 190 720 16344 0.745056 14.9869 51.262 67.0375 67.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000128 512 160 1160 64512 12.0413 3.44778 57.6435 99.2831 172.639 172.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1640 6.4e-05 4096 340 10640 277056 82.6761 62.9803 11475.1 1866.49 13487.5 13487.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1810 6.4e-05 2048 100 1000 304128 28.4201 480.333 838.574 1347.37 1347.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 3.2e-05 512 160 760 184320 67.5149 12.8208 83.6799 398.844 563.129 563.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.001024 1024 450 400 17136 0.692192 5.59766 51.237 57.5693 57.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 250 3.2e-05 2048 67 2360 4608 231.99 55.9391 28.226 1670.33 1986.67 1986.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.001024 1024 190 720 16272 0.745472 9.42464 51.2836 61.4973 61.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000128 512 160 1160 69120 12.2872 3.48774 54.864 102.427 173.296 173.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1640 6.4e-05 4096 340 10640 276480 83.0797 63.1024 10135.7 1867.35 12149.4 12149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1810 6.4e-05 2048 100 1000 304128 28.499 424.518 842.74 1295.8 1295.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 3.2e-05 512 160 760 221184 66.1538 13.0623 88.8168 408.523 576.824 577.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.001024 1024 450 400 17064 0.707904 4.94093 51.2476 56.9389 56.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000128 512 160 1160 55296 13.068 3.4432 40.1863 99.2739 156.209 156.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1640 6.4e-05 4096 340 10640 276480 82.7665 63.1006 9077.55 1869.09 11092.7 11092.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1810 6.4e-05 2048 100 1000 303840 28.385 379.109 837.303 1244.84 1244.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 3.2e-05 512 160 760 147456 72.1329 12.8122 54.0088 395.793 535.019 535.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.001024 1024 450 400 16992 0.695616 4.44349 51.2161 56.3971 56.4534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 18 40 250 3.2e-05 2048 67 2360 0 55.3226 0.010592 1660.3 1715.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.001024 1024 190 720 16128 56.0692 7.51037 1711.56 1775.27 59.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000128 512 160 1160 66560 12.1883 3.49526 78.3875 103.332 197.628 197.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1640 6.4e-05 4096 340 10640 277440 82.5559 62.9153 16653.3 1864.58 18663.6 18663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1810 6.4e-05 2048 100 1000 304320 28.3754 694.18 838.944 1561.54 1561.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 3.2e-05 512 160 760 225280 66.5703 13.142 147.553 414.813 642.343 642.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.001024 1024 450 400 17200 0.743424 8.02611 51.2416 60.0532 60.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 250 3.2e-05 2048 67 2360 7680 232.034 56.0415 64.433 1676.73 2029.42 2029.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.001024 1024 190 720 16320 0.743424 14.0747 51.2572 66.1186 66.1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000128 512 160 1160 61440 13.05 3.49718 54.1312 103.415 174.315 174.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1640 6.4e-05 4096 340 10640 277120 82.5981 63.0026 11386 1867.7 13399.5 13399.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1810 6.4e-05 2048 100 1000 304160 28.3753 473.809 838.771 1341 1341.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 3.2e-05 512 160 760 204800 68.9499 13.1277 92.5762 412.602 587.524 587.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.001024 1024 450 400 17120 0.745472 5.48454 51.2369 57.5086 57.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000128 512 160 1160 61440 13.2972 3.49322 48.35 103.391 168.762 168.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1640 6.4e-05 4096 340 10640 276480 82.7393 63.0532 9515.13 1866.96 11528.1 11528.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1810 6.4e-05 2048 100 1000 304080 28.3648 397.108 838.031 1263.55 1263.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 3.2e-05 512 160 760 184320 71.417 13.1435 69.9855 412.332 567.141 567.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.001024 1024 450 400 17040 0.745184 4.71558 51.2205 56.7229 56.7774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000128 512 160 1160 40960 13.7541 3.35936 29.8021 96.5616 143.713 143.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1640 6.4e-05 4096 340 10640 275200 82.646 62.9079 9493.15 1864.41 11503.3 11503.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1810 6.4e-05 2048 100 1000 304000 28.3587 389.804 837.906 1256.11 1256.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 3.2e-05 512 160 760 163840 67.2318 12.6105 60.783 384.867 525.768 525.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.001024 1024 450 400 16960 0.692384 4.44826 49.9858 55.1688 55.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000128 512 160 1160 67584 12.1967 3.49389 76.2472 103.368 195.522 195.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1640 6.4e-05 4096 340 10640 277248 82.3598 62.8123 15918.3 1864.94 17928.6 17928.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1810 6.4e-05 2048 100 1000 304224 28.3856 657.785 839.012 1525.23 1525.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 3.2e-05 512 160 760 221184 67.0667 13.119 136.052 414.986 631.491 631.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.001024 1024 450 400 17184 0.743808 7.6351 51.2454 59.6677 59.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 250 3.2e-05 2048 67 2360 6144 231.817 55.9546 49.2625 1674.43 2011.65 2011.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.001024 1024 190 720 16320 0.745184 13.4564 51.2817 65.5254 65.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000128 512 160 1160 61440 12.6255 3.44883 53.033 99.3172 168.662 168.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1640 6.4e-05 4096 340 10640 276480 82.5717 62.8978 11164.9 1866.18 13176.8 13177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1810 6.4e-05 2048 100 1000 304128 28.3775 467.513 838.702 1334.64 1334.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 3.2e-05 512 160 760 196608 65.9952 12.8123 86.7403 396.152 561.969 562.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.001024 1024 450 400 17088 0.692224 5.55898 51.2427 57.5368 57.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000128 512 160 1160 55296 13.0694 3.4472 41.1467 99.2787 157.183 157.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1640 6.4e-05 4096 340 10640 276480 82.7714 63.1053 9186.47 1869.26 11201.8 11202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1810 6.4e-05 2048 100 1000 303840 28.415 384.619 841.545 1254.62 1254.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 3.2e-05 512 160 760 147456 72.124 12.8123 54.6507 395.83 535.685 535.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.001024 1024 450 400 16992 0.694272 4.4631 51.2185 56.4183 56.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 250 3.2e-05 2048 67 2360 0 55.358 0.0056 1656.72 1712.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.001024 1024 190 720 16128 56.1045 7.54512 1707.97 1771.74 59.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000128 512 160 1160 49152 13.6215 3.44861 34.6251 99.3477 151.278 151.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1640 6.4e-05 4096 340 10640 276480 82.7028 62.9782 8590.49 1866.2 10602.6 10602.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1810 6.4e-05 2048 100 1000 303744 28.4008 359.897 840.636 1228.98 1229.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 3.2e-05 512 160 760 196608 65.9923 12.8176 67.8633 395.906 542.854 543.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.001024 1024 450 400 16896 0.692864 4.33958 50.1627 55.2384 55.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000128 512 160 1160 70400 11.903 3.5063 80.8107 103.364 199.809 199.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1640 6.4e-05 4096 340 10640 277600 83.0014 62.9968 16346.6 1865.19 18358 18358.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1810 6.4e-05 2048 100 1000 304300 28.3874 683.735 838.941 1551.11 1551.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 3.2e-05 512 160 760 230400 66.0029 13.166 148.35 414.89 642.68 642.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.001024 1024 450 400 17200 0.748576 7.91763 51.2689 59.9775 60.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 250 3.2e-05 2048 67 2360 6400 232.462 56.0854 53.2354 1675.36 2017.33 2017.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.001024 1024 190 720 16300 0.743424 13.5358 51.2596 65.5833 65.6397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000128 512 160 1160 64000 12.825 3.50003 57.5653 103.419 177.536 177.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1640 6.4e-05 4096 340 10640 276800 82.9701 63.0317 11056 1865.97 13068.1 13068.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1810 6.4e-05 2048 100 1000 304200 28.4499 463.245 838.799 1330.54 1330.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 3.2e-05 512 160 760 204800 69.1066 13.1571 90.0862 412.555 585.169 585.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.001024 1024 450 400 17000 0.741152 5.39171 50.0756 56.2504 56.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000128 512 160 1160 57600 13.7014 3.50566 44.6867 103.521 165.643 165.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1640 6.4e-05 4096 340 10640 277200 82.9664 63.0468 9953.27 1865.33 11964.8 11965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1810 6.4e-05 2048 100 1000 303900 28.402 402.475 838.42 1269.34 1269.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 3.2e-05 512 160 760 230400 65.9723 13.1727 88.2282 417.258 584.9 585.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.001024 1024 450 400 16800 0.73728 4.85827 49.9421 55.5808 55.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000128 512 160 1160 51200 14.1479 3.49184 37.8531 103.482 159.209 159.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1640 6.4e-05 4096 340 10640 276800 82.7535 63.0326 8807.28 1866.7 10820 10820.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1810 6.4e-05 2048 100 1000 304000 28.4017 369.4 841.7 1239.55 1239.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 3.2e-05 512 160 760 204800 69.0396 13.1482 72.7382 412.382 567.581 567.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.001024 1024 450 400 16800 0.741152 4.7135 50.0556 55.5541 55.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000128 512 160 1152 73728 12.02 3.51069 70.7741 104.693 191.223 191.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 6.4e-05 4096 340 10656 277760 82.2967 62.7917 13490.3 1864.07 15499.7 15499.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1810 6.4e-05 2048 100 1008 304288 28.3976 1090.34 838.795 1957.59 1957.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 3.2e-05 512 160 768 253952 64.2809 13.3263 133.968 417.988 629.834 630.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 0.001024 1024 450 432 17120 0.749248 6.86102 51.3042 58.9575 59.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 250 3.2e-05 2048 67 2352 6144 232.642 55.9555 70.624 1679.19 2038.59 2038.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.001024 1024 190 720 16416 0.745184 11.2414 51.326 63.3546 63.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000128 512 160 1152 73728 12.4986 3.51146 48.4068 104.645 169.292 169.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1640 6.4e-05 4096 340 10656 277504 82.3847 62.8122 8600.17 1863.17 10608.7 10608.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1810 6.4e-05 2048 100 1008 304256 28.4389 1089.69 838.275 1956.45 1956.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 3.2e-05 512 160 768 245760 65.3009 13.3222 84.1148 421.327 584.334 584.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1900 0.001024 1024 450 432 17088 0.744864 4.51344 51.2831 56.5835 56.6407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 250 3.2e-05 2048 67 2352 6144 233.035 55.9809 75.4254 1675.62 2040.24 2040.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.001024 1024 190 720 16384 0.744352 7.29094 51.3046 59.3836 59.4413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000128 512 160 1152 67584 12.7698 3.49619 37.1845 103.38 157.058 157.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1640 6.4e-05 4096 340 10656 277248 82.3907 62.8552 7108.61 1864.89 9118.96 9119.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1810 6.4e-05 2048 100 1008 304224 28.3853 1088.4 838.885 1955.72 1955.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 500 3.2e-05 512 160 768 245760 63.8509 13.1277 69.52 412.582 559.343 559.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1900 0.001024 1024 450 432 16992 0.744992 3.72256 51.218 55.7275 55.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000128 512 160 1152 74240 12.0823 3.52291 69.2908 105.046 190.166 190.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 6.4e-05 4096 340 10656 277600 82.734 62.8916 13064.2 1863.93 15074 15074.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1810 6.4e-05 2048 100 1008 304280 28.4627 549.944 839.03 1417.48 1417.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 3.2e-05 512 160 768 256000 64.4665 13.3816 131.281 419.565 628.962 629.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.001024 1024 450 432 17120 0.75104 6.61392 51.3192 58.7295 58.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 250 3.2e-05 2048 67 2352 6400 233.314 56.1193 68.8347 1676.91 2035.37 2035.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.001024 1024 190 720 16400 0.74752 10.6537 51.3142 62.7578 62.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000128 512 160 1152 71680 12.4659 3.4985 46.5758 103.352 166.126 166.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 6.4e-05 4096 340 10656 277440 82.5811 62.9199 8509.62 1864.97 10520.3 10520.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1810 6.4e-05 2048 100 1008 304240 28.4321 359.374 838.835 1226.69 1226.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 3.2e-05 512 160 768 245760 63.9127 13.1359 82.4188 412.521 572.266 572.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 0.001024 1024 450 432 17040 0.745408 4.44416 51.2588 56.4917 56.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000128 512 160 1152 69120 12.7257 3.49594 37.6618 103.268 157.386 157.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 6.4e-05 4096 340 10656 276960 82.8069 62.9537 6946.45 1862.59 8955.02 8955.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1810 6.4e-05 2048 100 1008 304200 28.4114 987.699 837.873 1854.03 1854.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 500 3.2e-05 512 160 768 245760 63.9921 18.1461 69.0982 412.091 563.594 563.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 0.001024 1024 450 432 17040 0.749952 3.63168 51.2914 55.7158 55.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 250 3.2e-05 2048 67 2352 3840 232.641 56.0108 40.0484 1668.43 1997.32 1997.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.001024 1024 190 720 16320 0.74224 5.77366 51.282 57.8418 57.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000128 512 160 1152 70656 11.8422 3.49629 83.4735 103.238 202.268 202.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 6.4e-05 4096 340 10656 277632 82.4382 62.8756 18013.4 1862.67 20021.6 20021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1810 6.4e-05 2048 100 1008 304272 28.4749 763.548 838.085 1630.15 1630.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 3.2e-05 512 160 768 245760 63.8949 13.1389 172.804 412.156 662.265 662.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.001024 1024 450 432 17088 0.743904 9.46182 51.2629 61.5102 61.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000128 512 160 1152 67584 12.481 3.50003 55.7547 103.275 175.24 175.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 6.4e-05 4096 340 10656 277248 82.4228 62.8603 11349.4 1863.26 13358.2 13358.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1810 6.4e-05 2048 100 1008 304224 28.4041 479.592 838.138 1346.18 1346.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 3.2e-05 512 160 768 245760 63.8636 13.1275 112 412.187 601.453 601.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.001024 1024 450 432 16992 0.743008 5.93715 51.198 57.9227 57.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000128 512 160 1152 64512 12.3189 3.44067 46.2916 99.1911 161.477 161.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1640 6.4e-05 4096 340 10656 277056 82.6999 62.9781 9184.8 1864.79 11195.5 11195.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1810 6.4e-05 2048 100 1008 304128 28.3716 389.055 837.993 1255.47 1255.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 500 3.2e-05 512 160 768 221184 62.9685 12.8239 82.4962 395.739 554.307 554.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.001024 1024 450 432 16992 0.712032 4.78618 51.2594 56.8025 56.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000128 512 160 1152 61440 12.6144 3.44691 37.5902 99.1955 153.081 153.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1640 6.4e-05 4096 340 10656 276480 82.5388 62.877 7732.5 1863.65 9741.79 9741.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1810 6.4e-05 2048 100 1008 304128 28.4378 328.186 837.866 1194.53 1194.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 500 3.2e-05 512 160 768 196608 65.9763 12.8143 62.469 395.663 537.194 537.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 0.001024 1024 450 432 16896 0.69456 4.03226 50.4796 55.2512 55.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000128 512 160 1152 71680 11.8432 3.5033 80.8902 103.56 200.023 200.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 6.4e-05 4096 340 10656 277536 82.6837 62.9085 16613.3 1861.46 18620.6 18620.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1810 6.4e-05 2048 100 1008 304248 28.4106 708.535 837.833 1574.82 1574.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 3.2e-05 512 160 768 243712 64.5649 13.2013 159.503 413.42 650.96 651.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.001024 1024 450 432 17080 0.744992 8.70605 51.2573 60.7518 60.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 250 3.2e-05 2048 67 2352 5376 232.968 56.105 68.5612 1672.32 2030.14 2030.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.001024 1024 190 720 16352 0.744992 14.6637 51.244 66.6964 66.7526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000128 512 160 1152 64512 12.5017 3.46544 52.4154 101.23 169.837 170
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 6.4e-05 4096 340 10656 277312 82.618 62.9517 10546.7 1863.63 12556.1 12556.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1810 6.4e-05 2048 100 1008 304192 28.3651 452.149 838.094 1318.65 1318.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 3.2e-05 512 160 768 229376 64.044 13.0399 99.3988 408.052 584.8 585.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.001024 1024 450 432 17024 0.706048 5.63264 51.2573 57.6402 57.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000128 512 160 1152 64512 12.749 3.46906 44.0355 101.342 161.834 161.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 6.4e-05 4096 340 10656 276864 82.6732 62.9001 8669.28 1863.18 10678.3 10678.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1810 6.4e-05 2048 100 1008 304080 28.3945 370.878 841.831 1241.15 1241.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 3.2e-05 512 160 768 215040 65.8816 13.056 75.9821 404.297 559.485 559.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.001024 1024 450 432 16968 0.747328 4.62163 51.2818 56.6951 56.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 250 3.2e-05 2048 67 2352 5376 232.941 56.0579 62.9879 1674.15 2026.33 2026.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.001024 1024 190 720 16128 0.739328 7.54128 50.0658 58.3888 58.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000128 512 160 1152 57344 12.4159 3.36029 35.2478 96.4882 147.75 147.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1640 6.4e-05 4096 340 10656 276864 82.4234 62.8046 7837.28 1862.3 9845.03 9845.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1810 6.4e-05 2048 100 1008 303968 28.3791 336.398 837.691 1202.51 1202.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 500 3.2e-05 512 160 768 172032 66.2839 13.1681 55.2539 384.776 519.753 519.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.001024 1024 450 432 16800 0.69328 3.99325 49.1721 53.9008 53.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000128 512 160 1152 73728 11.8674 3.5111 78.8028 104.611 199.009 199.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 6.4e-05 4096 340 10656 277504 82.3657 62.8038 15713.2 1866.73 17725.3 17725.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1810 6.4e-05 2048 100 1008 304256 28.3902 687.882 842.819 1559.14 1559.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 3.2e-05 512 160 768 245760 65.2705 13.3335 157.793 417.592 654.265 654.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.001024 1024 450 432 17088 0.745472 8.41734 51.2801 60.4881 60.5438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 250 3.2e-05 2048 67 2352 6144 232.447 55.9655 50.9383 1677.67 2017.21 2017.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.001024 1024 190 720 16384 0.745664 13.9062 51.2988 65.9951 66.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000128 512 160 1152 73728 12.3186 3.51027 56.7554 104.666 177.484 177.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1640 6.4e-05 4096 340 10656 277504 82.4865 62.9121 10016.9 1863.42 12026 12026.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1810 6.4e-05 2048 100 1008 304128 28.3748 445.883 837.952 1312.26 1312.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 3.2e-05 512 160 768 229376 67.3817 13.3263 95.514 417.753 594.249 594.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.001024 1024 450 432 17024 0.745472 5.48493 51.2803 57.5548 57.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 250 3.2e-05 2048 67 2352 4096 232.442 55.9956 45.8262 1670.04 2004.5 2004.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.001024 1024 190 720 16256 0.743392 8.97024 51.2126 60.9715 61.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000128 512 160 1152 61440 12.621 3.45027 39.9739 99.2917 155.572 155.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1640 6.4e-05 4096 340 10656 276480 82.5656 62.8818 8197.85 1867.54 10211.1 10211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1810 6.4e-05 2048 100 1008 304128 28.4017 376.328 838.704 1243.48 1243.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 3.2e-05 512 160 768 196608 66.008 12.8188 67.9335 399.63 546.667 546.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.001024 1024 450 432 16896 0.692224 4.56499 50.5154 55.8166 55.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000128 512 160 1152 65536 12.2958 3.44595 38.8807 99.2652 154.12 154.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1640 6.4e-05 4096 340 10656 276480 82.2216 62.6848 7225.96 1859.3 9230.39 9230.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1810 6.4e-05 2048 100 1008 303872 28.4114 331.203 837.548 1197.21 1197.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 3.2e-05 512 160 768 196608 66.0004 12.8208 59.5993 395.803 534.488 534.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.001024 1024 450 432 16896 0.694272 4.00566 50.5774 55.3182 55.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000128 512 160 1152 69120 11.8154 3.48749 77.8471 102.32 195.693 195.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 6.4e-05 4096 340 10656 277344 82.7621 62.939 16069.9 1864.2 18080.1 18080.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1810 6.4e-05 2048 100 1008 304200 28.3986 670.693 838.806 1537.94 1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 3.2e-05 512 160 768 239616 63.8177 13.0517 152.869 408.486 638.493 638.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.001024 1024 450 432 17064 0.743424 8.34918 51.2809 60.4164 60.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000128 512 160 1152 64512 12.0744 3.44486 55.8093 99.1865 170.75 170.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1640 6.4e-05 4096 340 10656 277056 82.7115 62.9834 11080.9 1864.71 13091.5 13091.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1810 6.4e-05 2048 100 1008 304128 28.4388 462.995 837.938 1329.42 1329.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 3.2e-05 512 160 768 221184 62.9808 12.8237 97.7327 395.737 569.548 569.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.001024 1024 450 432 16992 0.713728 5.68995 51.262 57.7101 57.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000128 512 160 1152 69120 12.4852 3.48861 51.6834 102.425 170.314 170.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 6.4e-05 4096 340 10656 276480 82.9661 63.0849 9372.4 1867.19 11385.9 11386.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1810 6.4e-05 2048 100 1008 303912 28.5348 394.342 838.623 1261.54 1261.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 3.2e-05 512 160 768 221184 66.1467 13.0598 83.3323 408.539 571.349 571.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.001024 1024 450 432 16848 0.743808 5.01965 50.1323 55.9387 55.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000128 512 160 1152 55296 13.0829 3.44304 38.9669 99.3574 155.086 155.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1640 6.4e-05 4096 340 10656 276480 82.7273 63.1261 9382.29 1872.37 11400.7 11400.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1810 6.4e-05 2048 100 1008 303840 28.4159 395.398 838.179 1262.04 1262.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 3.2e-05 512 160 768 221184 62.9395 13.0785 83.1607 396.118 555.571 555.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.001024 1024 450 432 16704 0.708608 4.87501 50.0319 55.6579 55.7139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000128 512 160 1152 71680 11.7659 3.49178 80.5746 103.262 199.32 199.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 6.4e-05 4096 340 10656 277440 82.5708 62.9321 15949.9 1863.35 17958.9 17959.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1810 6.4e-05 2048 100 1008 304240 28.4303 663.618 838.132 1530.23 1530.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 3.2e-05 512 160 768 245760 63.9425 13.1437 152.596 412.17 642.125 642.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.001024 1024 450 432 17040 0.747232 8.23133 51.3919 60.4139 60.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000128 512 160 1152 71680 12.0518 3.49574 59.6267 103.407 178.808 178.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 6.4e-05 4096 340 10656 277120 82.5463 62.9388 11304.2 1867.46 13317.3 13317.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1810 6.4e-05 2048 100 1008 304160 28.3973 474.102 838.959 1341.5 1341.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 3.2e-05 512 160 768 245760 63.8718 13.129 110.388 412.574 600.239 600.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.001024 1024 450 432 16960 0.747328 6.01766 51.2605 58.0692 58.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000128 512 160 1152 61440 13.2906 3.49462 46.2059 103.45 166.678 166.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 6.4e-05 4096 340 10656 276480 82.7921 63.0547 9289.12 1868.21 11303.4 11303.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1810 6.4e-05 2048 100 1008 304080 28.3955 390.046 842.998 1261.49 1261.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 3.2e-05 512 160 768 245760 63.9437 13.15 92.0566 412.566 581.987 582.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.001024 1024 450 432 16800 0.741568 5.02989 50.0965 55.9108 55.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000128 512 160 1152 61440 12.13 3.36486 42.3055 96.6514 154.685 154.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1640 6.4e-05 4096 340 10656 275200 82.6337 62.8859 8567.63 1865.9 10579.3 10579.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1810 6.4e-05 2048 100 1008 304000 28.3996 363.461 838.879 1230.78 1230.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 3.2e-05 512 160 768 163840 67.2607 12.6139 57.6346 385.249 523.031 523.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.001024 1024 450 432 16640 0.69424 4.37021 49.9903 55.098 55.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000128 512 160 1150 73728 12.0198 3.51027 72.557 104.588 192.896 193.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1640 6.4e-05 4096 340 10650 277760 82.288 62.7975 14136.6 1862.36 16144.2 16144.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1810 6.4e-05 2048 100 1000 304352 28.4037 1084.66 838.087 1951.2 1951.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 3.2e-05 512 160 750 253952 64.2819 13.324 139.058 419.929 636.86 637.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 0.001024 1024 450 400 17312 0.7472 6.68672 51.3004 58.7766 58.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 250 3.2e-05 2048 67 2350 17408 231.131 56.0341 213.009 1675.1 2175.47 2175.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.001024 1024 190 750 16288 0.745504 12.1692 51.3036 64.2608 64.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000128 512 160 1150 73728 12.3657 3.51158 51.2249 104.726 172.059 172.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1640 6.4e-05 4096 340 10650 277504 82.3882 62.7862 8955.53 1865.71 10966.6 10966.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1810 6.4e-05 2048 100 1000 304320 28.3948 1083.97 838.982 1951.39 1951.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 3.2e-05 512 160 750 245760 65.2718 13.3259 87.3945 418.158 584.416 584.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1900 0.001024 1024 450 400 17280 0.74752 4.32128 51.3266 56.4382 56.4952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 250 3.2e-05 2048 67 2350 16384 231.819 56.0148 213.035 1677.01 2178.06 2178.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.001024 1024 190 750 16256 0.745984 7.82646 51.3205 59.9349 59.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000128 512 160 1150 67584 12.7791 3.49584 39.4536 103.279 159.237 159.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1640 6.4e-05 4096 340 10650 277248 82.3543 62.8265 7320.22 1863.13 9328.75 9328.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1810 6.4e-05 2048 100 1000 304224 28.397 1082.18 837.904 1948.53 1948.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 500 3.2e-05 512 160 750 245760 63.8637 13.1297 72.104 415.716 565.089 565.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1900 0.001024 1024 450 400 17184 0.712704 3.67517 51.2186 55.6471 55.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 250 3.2e-05 2048 67 2350 15360 231.175 55.9578 197.694 1673.11 2158.13 2158.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.001024 1024 190 750 16224 0.742976 6.43424 51.2966 58.5164 58.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000128 512 160 1150 74240 12.0689 3.5233 67.716 104.967 188.494 188.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1640 6.4e-05 4096 340 10650 277600 82.737 62.9289 13112.8 1862.35 15121 15121.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1810 6.4e-05 2048 100 1000 304360 28.4146 549.544 838.331 1416.34 1416.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 3.2e-05 512 160 750 256000 64.4444 13.3873 131.819 419.071 628.988 629.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.001024 1024 450 400 17280 0.745472 6.24317 51.274 58.3074 58.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 250 3.2e-05 2048 67 2350 17920 232.136 56.1402 189.551 1675.69 2153.71 2153.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.001024 1024 190 750 16280 0.74752 11.1405 51.3001 63.2299 63.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000128 512 160 1150 71680 12.4669 3.49798 47.0259 103.242 166.47 166.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1640 6.4e-05 4096 340 10650 277440 82.5974 62.9377 8412.79 1862.99 10421.5 10421.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1810 6.4e-05 2048 100 1000 304320 28.4194 352.938 837.994 1219.4 1219.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 500 3.2e-05 512 160 750 245760 63.9171 13.14 81.499 412.146 570.974 571.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 0.001024 1024 450 400 17200 0.745472 4.11322 51.2158 56.1179 56.1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 250 3.2e-05 2048 67 2350 17920 231.683 56.0845 190.677 1679.3 2157.94 2158.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.001024 1024 190 750 16240 0.747936 7.17782 51.2973 59.2639 59.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000128 512 160 1150 69120 12.7377 3.49536 38.1023 103.307 157.884 158.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1640 6.4e-05 4096 340 10650 276960 82.792 62.9391 6985.02 1863.1 8994.07 8994.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1810 6.4e-05 2048 100 1000 304200 28.4068 963.572 839.999 1832.03 1832.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 500 3.2e-05 512 160 750 245760 64.0132 13.1584 68.9065 412.256 558.603 558.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 0.001024 1024 450 400 17160 0.744864 3.43139 51.2239 55.4436 55.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 250 3.2e-05 2048 67 2350 15360 231.849 56.0117 159.756 1669.09 2116.9 2117.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.001024 1024 190 750 16200 0.746048 6.06182 51.3047 58.1556 58.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000128 512 160 1150 71680 12.4649 3.49594 34.9125 103.42 154.524 154.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1640 6.4e-05 4096 340 10650 277120 82.558 62.9523 6042.3 1867.64 8055.66 8055.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1810 6.4e-05 2048 100 1000 304160 28.3832 962.218 838.83 1829.48 1829.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 500 3.2e-05 512 160 750 245760 63.8563 13.1274 59.4319 412.634 549.317 549.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1900 0.001024 1024 450 400 17120 0.746592 3.00509 51.243 55.0362 55.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 250 3.2e-05 2048 67 2350 15360 231.721 56.0377 159.588 1677.47 2125.01 2125.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 0.001024 1024 190 750 16160 0.74752 5.32138 51.3208 57.4337 57.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000128 512 160 1150 70656 11.857 3.49533 82.4166 103.326 201.318 201.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1640 6.4e-05 4096 340 10650 277632 82.4526 62.8695 17759 1864.41 19768.9 19769.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1810 6.4e-05 2048 100 1000 304320 28.3691 745.639 838.736 1612.79 1612.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 3.2e-05 512 160 750 245760 63.9039 13.1441 169.34 412.492 659.155 659.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.001024 1024 450 400 17280 0.708608 8.64717 51.3029 60.7023 60.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 250 3.2e-05 2048 67 2350 16896 231.249 56.0101 230.286 1680.29 2198.02 2198.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.001024 1024 190 750 16272 0.74864 15.6429 51.3246 67.7581 67.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000128 512 160 1150 67584 12.4788 3.49482 55.0211 103.279 174.503 174.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1640 6.4e-05 4096 340 10650 277248 82.3351 62.8089 11026.7 1863.45 13035.6 13035.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1810 6.4e-05 2048 100 1000 304224 28.4036 462.088 842.996 1333.53 1333.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 3.2e-05 512 160 750 245760 63.8613 13.1236 108.385 416.058 601.692 601.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.001024 1024 450 400 17184 0.7104 5.48128 51.2193 57.4541 57.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 250 3.2e-05 2048 67 2350 15360 230.694 55.915 210.204 1672.75 2169.75 2169.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.001024 1024 190 750 16224 0.74656 9.71366 51.3029 61.8078 61.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000128 512 160 1150 64512 12.3304 3.44474 45.1916 99.2062 160.411 160.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1640 6.4e-05 4096 340 10650 277056 82.6629 62.9896 9019.76 1864.94 11030.6 11030.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1810 6.4e-05 2048 100 1000 304128 28.5512 378.612 837.914 1245.12 1245.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 500 3.2e-05 512 160 750 221184 62.9925 12.8287 80.019 399.871 555.986 556.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.001024 1024 450 400 17136 0.696704 4.29261 49.7116 54.7431 54.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 250 3.2e-05 2048 67 2350 13824 230.944 56.0171 185.118 1669.02 2141.29 2141.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.001024 1024 190 750 16128 0.745056 7.77501 51.238 59.7996 59.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000128 512 160 1150 61440 12.6144 3.44861 37.3093 99.5303 153.136 153.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1640 6.4e-05 4096 340 10650 276480 82.5592 62.8817 7665.32 1865.71 9676.69 9676.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1810 6.4e-05 2048 100 1000 304128 28.3828 322.69 838.627 1189.74 1189.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 500 3.2e-05 512 160 750 196608 65.978 12.814 61.361 396.11 536.531 536.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 0.001024 1024 450 400 17088 0.731104 3.80579 51.2391 55.8198 55.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 250 3.2e-05 2048 67 2350 12288 230.634 55.6749 173.73 1670.37 2130.6 2130.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.001024 1024 190 750 16128 0.743424 6.7857 51.3238 58.8974 58.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000128 512 160 1150 71680 11.8419 3.49974 79.537 103.674 198.771 198.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1640 6.4e-05 4096 340 10650 277536 82.6478 62.8938 16288.6 1863.45 18297.8 18298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1810 6.4e-05 2048 100 1000 304304 28.4466 690.868 838.787 1558.15 1558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 3.2e-05 512 160 750 243712 64.5387 13.1936 155.378 413.868 647.246 647.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.001024 1024 450 400 17248 0.749472 8.00714 51.2734 60.0707 60.1272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 250 3.2e-05 2048 67 2350 16128 231.444 56.0896 200.098 1674.14 2161.96 2162.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.001024 1024 190 750 16240 0.746848 14.678 51.2931 66.7599 66.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000128 512 160 1150 64512 12.4969 3.45696 52.1233 101.323 169.627 169.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1640 6.4e-05 4096 340 10650 277312 82.5277 62.9313 10363.9 1865.36 12374.9 12375.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1810 6.4e-05 2048 100 1000 304192 28.351 439.831 838.71 1306.94 1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 3.2e-05 512 160 750 229376 64.0426 13.0387 97.3747 404.334 579.061 579.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.001024 1024 450 400 17136 0.69248 4.9664 50.6108 56.3123 56.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 250 3.2e-05 2048 67 2350 14336 231.134 55.9821 163.633 1675.6 2126.54 2126.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.001024 1024 190 750 16128 0.741696 9.18323 51.2162 61.1844 61.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000128 512 160 1150 64512 12.7544 3.47126 43.5786 101.352 161.392 161.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1640 6.4e-05 4096 340 10650 276864 82.6799 62.9082 8487.23 1863.37 10496.4 10496.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1810 6.4e-05 2048 100 1000 304080 28.4537 360.862 838.603 1227.96 1228.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 3.2e-05 512 160 750 215040 65.8794 13.054 74.2307 404.338 557.769 557.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.001024 1024 450 400 17136 0.745472 4.05702 51.271 56.1167 56.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 250 3.2e-05 2048 67 2350 16128 231.534 56.0425 179.364 1674.32 2141.45 2141.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.001024 1024 190 750 16128 0.74832 7.6801 51.2885 59.76 59.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000128 512 160 1150 57344 12.406 3.35872 34.4297 96.5894 147.017 147.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1640 6.4e-05 4096 340 10650 276864 82.3996 62.817 7659.82 1864.31 9669.57 9669.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1810 6.4e-05 2048 100 1000 303968 28.4316 324.6 838.418 1191.49 1191.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 3.2e-05 512 160 750 172032 66.2782 12.6116 53.7268 385.172 518.063 518.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.001024 1024 450 400 17024 0.691392 3.66035 48.4858 52.8806 52.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 250 3.2e-05 2048 67 2350 14336 230.828 55.9511 176.478 1674.66 2138.1 2138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.001024 1024 190 750 15904 0.741472 6.6072 50.0136 57.4055 57.4623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000128 512 160 1150 73728 11.8545 3.51008 79.7054 104.712 200.001 200.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1640 6.4e-05 4096 340 10650 277504 82.3969 62.8141 15743.3 1864.38 17753.1 17753.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1810 6.4e-05 2048 100 1000 304320 28.4119 678.396 842.61 1549.46 1549.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 3.2e-05 512 160 750 245760 65.2799 13.3239 157.072 417.994 653.939 654.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.001024 1024 450 400 17280 0.746752 7.7351 51.3258 59.8513 59.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 250 3.2e-05 2048 67 2350 16384 230.936 55.9862 131.792 1679.03 2097.94 2098.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.001024 1024 190 750 16256 0.745472 14.1638 51.3227 66.274 66.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000128 512 160 1150 73728 12.1991 3.51027 57.054 104.676 177.662 177.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1640 6.4e-05 4096 340 10650 277504 82.4938 62.8887 10246.7 1863.59 12255.9 12256.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1810 6.4e-05 2048 100 1000 304256 28.4428 441.093 838.231 1307.81 1307.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 3.2e-05 512 160 750 229376 67.4044 13.326 95.4722 417.725 594.199 594.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.001024 1024 450 400 17152 0.739936 5.05037 51.22 57.0517 57.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 250 3.2e-05 2048 67 2350 12288 231.183 55.9164 132.092 1684.76 2104.14 2104.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.001024 1024 190 750 16128 0.743296 9.04899 51.2176 61.0522 61.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000128 512 160 1150 61440 12.6203 3.44474 41.142 99.3194 156.758 156.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1640 6.4e-05 4096 340 10650 276480 82.5688 62.8584 8446.25 1865.89 10457.8 10458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1810 6.4e-05 2048 100 1000 304128 28.4457 376.879 838.689 1244.06 1244.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 3.2e-05 512 160 750 196608 65.988 12.8163 68.9676 396.144 544.192 544.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.001024 1024 450 400 17088 0.691776 4.43194 49.7674 54.9362 54.9929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 250 3.2e-05 2048 67 2350 12288 230.825 55.8692 129.213 1666.32 2082.42 2082.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.001024 1024 190 750 16128 0.748544 7.7784 51.3268 59.8997 59.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000128 512 160 1150 65536 12.3127 3.44474 39.609 99.3561 154.956 155.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1640 6.4e-05 4096 340 10650 276480 82.2187 62.6837 7377.8 1861.09 9384.01 9384.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1810 6.4e-05 2048 100 1000 304128 28.486 334.995 838.859 1202.39 1202.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 3.2e-05 512 160 750 196608 66.0028 12.8136 60.9953 396.188 536.271 536.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.001024 1024 450 400 16896 0.729408 3.77472 50.0175 54.5647 54.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 250 3.2e-05 2048 67 2350 8192 231.522 55.9433 84.4597 1676.39 2048.51 2048.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.001024 1024 190 750 15872 0.737472 6.70662 50.0142 57.5012 57.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000128 512 160 1150 69120 11.8271 3.4895 79.7965 102.316 197.648 197.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1640 6.4e-05 4096 340 10650 277344 82.6743 62.9124 16663.9 1864.32 18674 18674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1810 6.4e-05 2048 100 1000 304272 28.3802 690.893 847.754 1567.08 1567.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 3.2e-05 512 160 750 239616 63.8196 13.055 156.614 419.525 653.292 653.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.001024 1024 450 400 17208 0.74528 8.0519 51.2417 60.0827 60.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 250 3.2e-05 2048 67 2350 16128 231.284 56.1136 132.146 1676.3 2096.03 2096.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.001024 1024 190 750 16200 0.7448 14.4256 51.2614 66.4732 66.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000128 512 160 1150 64512 12.1402 3.45008 58.1891 99.2723 173.282 173.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1640 6.4e-05 4096 340 10650 277056 82.6895 62.9986 11851.3 1866.22 13863.4 13863.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1810 6.4e-05 2048 100 1000 304128 28.3808 492.492 838.566 1359.48 1359.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 3.2e-05 512 160 750 221184 62.9952 12.8259 103.357 396.074 575.526 575.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.001024 1024 450 400 17136 0.724992 5.61443 51.2426 57.6245 57.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 250 3.2e-05 2048 67 2350 13824 230.847 55.9227 81.1518 1670.15 2038.25 2038.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.001024 1024 190 750 16128 0.743424 10.0315 51.2632 62.0814 62.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000128 512 160 1150 69120 12.2036 3.48774 52.6751 102.417 171.007 171.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1640 6.4e-05 4096 340 10650 276480 82.9749 63.0555 9752.28 1867.2 11765.7 11765.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1810 6.4e-05 2048 100 1000 304128 28.561 406.538 842.978 1278.12 1278.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 3.2e-05 512 160 750 221184 66.1879 13.058 86.244 408.529 574.286 574.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.001024 1024 450 400 17064 0.694304 4.90496 51.1164 56.7602 56.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 250 3.2e-05 2048 67 2350 13824 231.138 56.0282 68.3419 1670.79 2026.48 2026.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.001024 1024 190 750 15984 0.7432 8.44134 51.8926 61.1182 61.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000128 512 160 1150 55296 13.0813 3.44678 40.0505 99.2854 156.097 156.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1640 6.4e-05 4096 340 10650 276480 82.7441 63.126 9158.98 1869.39 11174.5 11174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1810 6.4e-05 2048 100 1000 303840 28.3693 383.747 837.393 1249.56 1249.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 3.2e-05 512 160 750 221184 62.9505 12.8119 81.4282 395.836 553.294 553.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.001024 1024 450 400 16992 0.692224 4.35139 49.7425 54.8282 54.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 250 3.2e-05 2048 67 2350 9216 230.398 55.3516 92.9669 1658.93 2037.84 2038.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.001024 1024 190 750 15840 0.740064 8.0665 49.9906 58.8404 58.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000128 512 160 1150 46080 12.7348 3.21126 32.9204 93.1527 142.254 142.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1640 6.4e-05 4096 340 10650 275040 83.0584 63.0854 8356.65 1865.45 10368.5 10368.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1810 6.4e-05 2048 100 1000 303840 28.3935 352.485 837.588 1218.51 1218.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 3.2e-05 512 160 750 184320 61.8077 11.8996 63.1457 371.176 508.304 508.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.001024 1024 450 400 16920 0.692672 4.31802 49.1051 54.1604 54.2167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 250 3.2e-05 2048 67 2350 11520 231.537 55.9897 114.58 1671.85 2074.15 2074.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.001024 1024 190 750 15840 0.739552 7.27437 50.0871 58.1425 58.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000128 512 160 1150 71680 11.7657 3.49389 80.4033 103.355 199.243 199.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1640 6.4e-05 4096 340 10650 277440 82.5462 62.9265 16119.5 1865.37 18130.6 18130.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1810 6.4e-05 2048 100 1000 304320 28.3976 674.44 839.006 1541.89 1541.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 3.2e-05 512 160 750 245760 63.911 13.1427 157.732 412.648 647.702 647.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.001024 1024 450 400 17200 0.745568 7.81462 51.2389 59.8404 59.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 250 3.2e-05 2048 67 2350 17920 230.939 56.0476 142.676 1677.16 2107.01 2107.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.001024 1024 190 750 16240 0.746784 13.8293 51.3251 65.9448 65.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000128 512 160 1150 71680 12.056 3.4959 61.4609 103.313 180.559 180.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1640 6.4e-05 4096 340 10650 277120 82.5512 62.9391 11018.4 1867.3 13031.4 13031.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1810 6.4e-05 2048 100 1000 304160 28.3632 460.592 842.513 1331.51 1331.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 3.2e-05 512 160 750 245760 63.8448 13.1251 107.475 412.216 596.933 597.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.001024 1024 450 400 17120 0.746976 5.34701 51.2174 57.3525 57.4102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 250 3.2e-05 2048 67 2350 15360 230.732 55.9682 84.6819 1675.62 2047.19 2047.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.001024 1024 190 750 16160 0.7464 9.48429 51.3059 61.5796 61.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000128 512 160 1150 61440 13.2986 3.50003 46.7927 103.372 167.201 167.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1640 6.4e-05 4096 340 10650 276480 82.7604 63.0605 9522.19 1866.7 11534.9 11535.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1810 6.4e-05 2048 100 1000 304080 28.44 391.581 841.418 1261.48 1261.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 3.2e-05 512 160 750 245760 63.9414 13.1523 92.6021 412.274 582.242 582.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.001024 1024 450 400 17040 0.710656 4.74294 51.2207 56.7158 56.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 250 3.2e-05 2048 67 2350 15360 230.852 55.8918 73.1423 1669 2029.08 2029.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.001024 1024 190 750 16080 0.747552 8.02406 51.2994 60.113 60.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000128 512 160 1150 61440 12.1296 3.35795 43.3696 96.6319 155.724 155.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1640 6.4e-05 4096 340 10650 275200 82.6452 62.8819 8599.59 1865.5 10610.8 10611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1810 6.4e-05 2048 100 1000 304000 28.3935 361.383 838.53 1228.35 1228.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 3.2e-05 512 160 750 163840 67.2361 12.6259 57.5196 385.352 522.998 523.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.001024 1024 450 400 16960 0.692224 4.57933 49.5788 54.8933 54.9499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 250 3.2e-05 2048 67 2350 10240 231.418 55.9757 46.3131 1677.31 2011.2 2011.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.001024 1024 190 750 16000 0.744 7.69078 51.3209 59.8001 59.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000128 512 160 1150 51200 14.1481 3.49171 37.4375 103.58 158.891 159.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1640 6.4e-05 4096 340 10650 276800 82.7633 63.0278 8356.9 1869.39 10372.3 10372.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1810 6.4e-05 2048 100 1000 304000 28.407 347.347 838.905 1214.7 1214.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 3.2e-05 512 160 750 204800 69.0388 13.1419 68.8621 414.705 566.011 566.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.001024 1024 450 400 16800 0.73952 3.92589 50.0808 54.7887 54.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 20 50 250 3.2e-05 2048 67 2350 0 55.1634 0.012288 1650.38 1705.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.001024 1024 190 750 15600 55.8966 7.11078 1700.23 1763.36 57.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000128 512 160 1140 71680 12.1648 3.50822 67.363 104.595 187.852 188.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 6.4e-05 4096 340 10620 277760 82.3829 62.8154 12995.5 1862.54 15003.5 15003.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1810 6.4e-05 2048 100 1020 304192 28.3853 1011.69 838.242 1878.36 1878.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 500 3.2e-05 512 160 780 245760 65.2609 13.3272 126.962 417.734 623.555 623.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 0.001024 1024 450 420 17184 0.744768 6.43053 51.2776 58.4943 58.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000128 512 160 1140 69632 12.9204 3.50864 45.6171 104.634 166.908 167.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1640 6.4e-05 4096 340 10620 277504 82.4447 62.8247 8459.41 1862.76 10467.7 10467.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1810 6.4e-05 2048 100 1020 304128 28.3856 1011.59 845.629 1885.65 1885.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 500 3.2e-05 512 160 780 245760 65.3171 13.3362 83.8912 422.956 585.775 585.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1900 0.001024 1024 450 420 17152 0.7448 4.27853 51.2787 56.3471 56.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000128 512 160 1140 67584 12.7818 3.4953 36.9174 103.378 156.813 156.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1640 6.4e-05 4096 340 10620 277248 82.3771 62.8628 6844.36 1864.88 8854.7 8854.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1810 6.4e-05 2048 100 1020 304128 28.5184 1009.98 840.665 1879.21 1879.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 500 3.2e-05 512 160 780 221184 67.0476 13.1318 62.7756 412.578 555.808 556.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1900 0.001024 1024 450 420 17088 0.742688 3.59389 51.2615 55.6399 55.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000128 512 160 1140 65536 13.2502 3.50678 31.7745 104.748 153.51 153.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1640 6.4e-05 4096 340 10620 277504 82.4826 62.8713 5950.57 1865 7961.15 7961.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1810 6.4e-05 2048 100 1020 304000 28.3914 1008.56 838.464 1875.47 1875.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 500 3.2e-05 512 160 780 229376 67.4199 13.3259 56.0687 418.016 555.095 555.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1900 0.001024 1024 450 420 17024 0.742368 3.10752 51.2143 55.1076 55.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000128 512 160 1140 71680 12.0817 3.52496 83.0153 105.024 203.864 204.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 6.4e-05 4096 340 10620 277600 82.6943 62.9488 17728.6 1863.33 19737.8 19738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1810 6.4e-05 2048 100 1020 304200 28.3894 762.804 841.054 1632.29 1632.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 500 3.2e-05 512 160 780 245760 65.6317 13.3919 172.113 419.297 670.707 670.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.001024 1024 450 420 17160 0.74656 9.0984 51.2771 61.1647 61.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000128 512 160 1140 66560 12.5707 3.48864 55.0759 103.261 174.623 174.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 6.4e-05 4096 340 10620 277440 82.5289 62.9036 11025.2 1863.24 13034.1 13034.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1810 6.4e-05 2048 100 1020 304160 28.3689 470.821 842.079 1341.31 1341.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 500 3.2e-05 512 160 780 225280 66.5767 13.1383 101.641 412.16 593.79 593.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 0.001024 1024 450 420 17120 0.743712 5.77334 51.2565 57.8162 57.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000128 512 160 1140 69120 12.6454 3.49594 48.6024 103.295 168.271 168.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 6.4e-05 4096 340 10620 276960 82.7342 62.9513 9000.11 1862.84 11008.8 11009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1810 6.4e-05 2048 100 1020 304080 28.3525 386.847 838.014 1253.26 1253.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 500 3.2e-05 512 160 780 215040 67.9102 13.1604 79.6899 412.191 573.223 573.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 0.001024 1024 450 420 17040 0.745856 4.62445 51.2021 56.6166 56.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000128 512 160 1140 61440 13.2721 3.4944 37.5146 103.393 157.906 158.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 6.4e-05 4096 340 10620 277120 82.593 63.0007 7635.34 1867.16 9648.31 9648.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1810 6.4e-05 2048 100 1020 304000 28.359 1368.11 838.523 2235.04 2235.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 500 3.2e-05 512 160 780 204800 68.9669 13.1295 65.4533 412.529 560.341 560.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 0.001024 1024 450 420 16960 0.740288 3.94989 50.1126 54.8452 54.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000128 512 160 1140 70656 11.8476 3.49475 78.9592 103.313 197.839 198.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 6.4e-05 4096 340 10620 277632 82.5357 62.8643 16309.5 1867.61 18322.7 18322.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1810 6.4e-05 2048 100 1020 304176 28.4616 699.603 838.739 1566.85 1566.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 3.2e-05 512 160 780 233472 65.5145 13.1379 150.539 412.44 641.897 642.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.001024 1024 450 420 17184 0.7472 8.33946 51.3089 60.439 60.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000128 512 160 1140 67584 12.5799 3.49197 54.2984 103.272 173.873 174.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 6.4e-05 4096 340 10620 277248 82.3803 62.8455 10210 1863.17 12218.6 12218.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1810 6.4e-05 2048 100 1020 304128 28.3749 437.567 842.369 1308.36 1308.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 3.2e-05 512 160 780 221184 67.0398 13.1264 95.082 412.171 587.69 587.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.001024 1024 450 420 17088 0.745856 5.33299 51.2348 57.3578 57.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000128 512 160 1140 64512 12.3245 3.44003 43.396 99.1887 158.58 158.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1640 6.4e-05 4096 340 10620 277056 82.6311 62.964 8410.78 1864.66 10421.3 10421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1810 6.4e-05 2048 100 1020 303984 28.3628 360.397 837.837 1226.64 1226.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 3.2e-05 512 160 780 184320 67.4986 12.8245 64.6028 395.74 540.939 541.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.001024 1024 450 420 16992 0.743008 4.47974 51.168 56.4346 56.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000128 512 160 1140 61440 12.6101 3.44278 36.8526 99.3058 152.449 152.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1640 6.4e-05 4096 340 10620 276480 82.5402 62.925 7568.25 1865.72 9579.65 9579.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1810 6.4e-05 2048 100 1020 303936 28.3648 324.317 838.549 1191.28 1191.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 500 3.2e-05 512 160 780 196608 65.9754 12.815 61.502 396.107 536.671 536.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.001024 1024 450 420 16896 0.740576 4.10624 50.0791 54.9688 55.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000128 512 160 1140 61440 13.2853 3.49558 33.3308 103.388 153.73 153.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 6.4e-05 4096 340 10620 276480 82.7527 63.0698 6564.25 1866.99 8577.28 8577.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1810 6.4e-05 2048 100 1020 303840 28.4975 281.7 837.814 1148.05 1148.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 500 3.2e-05 512 160 780 184320 71.4473 13.142 50.7701 412.343 547.976 548.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 0.001024 1024 450 420 16800 0.739392 3.64746 49.9898 54.419 54.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000128 512 160 1140 68096 12.2804 3.50179 73.6782 103.599 193.278 193.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 6.4e-05 4096 340 10620 277536 82.7875 62.9044 15563.5 1862.1 17571.5 17571.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1810 6.4e-05 2048 100 1020 304136 28.3975 668.148 838.127 1534.72 1534.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 3.2e-05 512 160 780 229376 66.3899 13.195 145.635 413.588 639.076 639.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.001024 1024 450 420 17136 0.74288 7.92381 51.2474 59.9575 60.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000128 512 160 1140 64512 12.5883 3.46534 50.3484 101.23 167.864 168.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1640 6.4e-05 4096 340 10620 277312 82.5796 62.9376 9857.76 1863.8 11867.3 11867.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1810 6.4e-05 2048 100 1020 304080 28.359 425.362 838.102 1291.87 1291.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 3.2e-05 512 160 780 200704 67.701 13.0437 81.5817 403.957 566.547 566.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.001024 1024 450 420 17024 0.74352 5.03853 51.1705 56.9944 57.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000128 512 160 1140 64512 12.7349 3.46726 42.5102 101.283 160.228 160.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1640 6.4e-05 4096 340 10620 276864 82.7575 62.9561 8299.53 1862.11 10307.6 10307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1810 6.4e-05 2048 100 1020 303912 28.4659 361.028 837.824 1227.36 1227.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 3.2e-05 512 160 780 215040 65.8962 13.056 74.5254 404.054 557.808 558.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.001024 1024 450 420 16968 0.741376 4.33766 51.1748 56.2957 56.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000128 512 160 1140 57344 12.4175 3.36301 33.8313 96.5895 146.435 146.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1640 6.4e-05 4096 340 10620 276864 82.3599 62.8099 7289.41 1864.97 9299.76 9299.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1810 6.4e-05 2048 100 1020 303968 28.3825 317.188 838.791 1184.41 1184.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 3.2e-05 512 160 780 172032 66.2366 12.6157 52.3153 385.181 516.617 516.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.001024 1024 450 420 16800 0.729728 3.67802 49.9915 54.4434 54.5012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000128 512 160 1140 53760 12.7167 3.36198 28.7549 96.5116 141.577 141.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1640 6.4e-05 4096 340 10620 276640 82.5838 62.7767 6433.28 1859.69 8438.55 8438.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1810 6.4e-05 2048 100 1020 303800 28.5258 284.363 837.506 1150.44 1150.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 500 3.2e-05 512 160 780 143360 69.9885 12.633 38.8249 384.755 506.47 506.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.001024 1024 450 420 16800 0.731232 3.5369 50.038 54.3484 54.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000128 512 160 1140 69632 12.3335 3.50771 71.8266 104.626 192.515 192.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1640 6.4e-05 4096 340 10620 277504 82.4593 62.8089 14303.7 1862.81 16312 16312.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1810 6.4e-05 2048 100 1020 304128 28.3628 636.996 840.037 1505.44 1505.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 3.2e-05 512 160 780 245760 65.2949 13.326 148.192 417.66 644.734 644.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.001024 1024 450 420 17152 0.742368 7.60627 51.2764 59.6681 59.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000128 512 160 1140 65536 13.1497 3.50934 50.083 104.853 171.831 171.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1640 6.4e-05 4096 340 10620 277504 82.4545 62.8619 9546.99 1863.79 11556.3 11556.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1810 6.4e-05 2048 100 1020 304000 28.3628 437.132 838.02 1303.56 1303.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 3.2e-05 512 160 780 229376 67.4036 13.3284 92.4036 417.756 591.163 591.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.001024 1024 450 420 17024 0.744416 5.13536 51.1955 57.1189 57.1757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000128 512 160 1140 61440 12.621 3.4448 40.1249 99.2386 155.669 155.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1640 6.4e-05 4096 340 10620 276480 82.5639 62.9059 7874.57 1865.14 9885.41 9885.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1810 6.4e-05 2048 100 1020 303936 28.3933 362.75 837.951 1229.14 1229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 3.2e-05 512 160 780 196608 66.0044 12.8151 66.3816 399.263 544.733 544.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.001024 1024 450 420 16896 0.741376 4.48518 50.0547 55.3258 55.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000128 512 160 1140 49152 13.5944 3.44781 29.004 99.3567 145.639 145.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1640 6.4e-05 4096 340 10620 276480 82.2909 62.6964 7042.16 1861.07 9048.44 9048.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1810 6.4e-05 2048 100 1020 303872 28.3689 337.603 838.613 1204.63 1204.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 3.2e-05 512 160 780 196608 66.0159 12.8091 60.4645 396.18 535.738 535.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.001024 1024 450 420 16896 0.695008 3.89734 51.0116 55.6479 55.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000128 512 160 1140 40960 13.7477 3.35891 22.3142 96.65 136.306 136.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1640 6.4e-05 4096 340 10620 275200 82.6466 62.8927 6447.37 1865.9 8459.03 8459.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1810 6.4e-05 2048 100 1020 303680 28.4119 306.909 838.28 1173.64 1173.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 3.2e-05 512 160 780 163840 67.2623 12.6153 46.4575 385.246 511.849 512.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.001024 1024 450 420 16640 0.727008 3.80979 49.9074 54.486 54.5429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000128 512 160 1152 73728 12.0111 3.50822 66.9675 104.608 187.316 187.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1640 6.4e-05 4096 340 10624 277760 82.4113 62.793 12773.8 1862.63 14781.9 14782.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1810 6.4e-05 2048 100 1024 304160 28.3935 972.653 838.213 1839.3 1839.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 3.2e-05 512 160 768 237568 66.3172 13.3243 118.756 417.747 616.41 616.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 0.001024 1024 450 448 17024 0.74752 6.70262 51.2683 58.7636 58.8206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 250 3.2e-05 2048 67 2368 12288 231.516 56.1029 133.586 1675.46 2096.86 2097.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.001024 1024 190 768 16192 0.745472 11.1405 51.2739 63.2032 63.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000128 512 160 1152 73728 12.4568 3.50896 46.6509 104.628 167.483 167.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1640 6.4e-05 4096 340 10624 277504 82.4469 62.7976 8184.03 1862.91 10192.4 10192.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1810 6.4e-05 2048 100 1024 304128 28.4227 971.745 838.156 1838.37 1838.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 500 3.2e-05 512 160 768 229376 67.3815 13.3288 74.3479 417.656 572.983 573.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1900 0.001024 1024 450 448 16960 0.743168 4.4407 51.2231 56.45 56.5058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 250 3.2e-05 2048 67 2368 12288 231.885 56.1234 130.313 1679.34 2097.85 2098.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 0.001024 1024 190 768 16128 0.74576 7.14864 51.2342 59.1708 59.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000128 512 160 1152 67584 12.7803 3.49389 35.9963 103.348 155.855 156.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1640 6.4e-05 4096 340 10624 277248 82.3183 62.8551 6736.44 1864.3 8746.12 8746.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1810 6.4e-05 2048 100 1024 304032 28.3786 970.924 838.525 1837.88 1837.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 500 3.2e-05 512 160 768 221184 67.0754 13.1242 60.3338 412.5 553.298 553.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1900 0.001024 1024 450 448 16896 0.741888 3.74829 51.1939 55.7281 55.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 250 3.2e-05 2048 67 2368 9216 231.803 55.9037 104.785 1673.81 2066.49 2066.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 0.001024 1024 190 768 16128 0.745696 6.02842 51.2953 58.1127 58.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000128 512 160 1152 73728 12.6159 3.50746 34.7118 104.688 155.762 155.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1640 6.4e-05 4096 340 10624 277504 82.4648 62.87 5843.34 1863.7 7852.59 7852.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1810 6.4e-05 2048 100 1024 304000 28.4344 970.591 838.045 1837.12 1837.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 500 3.2e-05 512 160 768 229376 67.4183 13.3306 53.8088 417.758 552.589 552.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1900 0.001024 1024 450 448 16896 0.742336 3.21386 51.2306 55.2299 55.2859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 250 3.2e-05 2048 67 2368 8192 232.247 55.8786 92.9657 1692.25 2073.54 2073.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 0.001024 1024 190 768 16000 0.741504 5.23059 50.1027 56.117 56.1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000128 512 160 1152 74240 11.8799 3.5209 82.8875 104.955 203.47 203.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1640 6.4e-05 4096 340 10624 277600 82.7753 62.9462 17074.9 1862.08 19082.9 19083.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1810 6.4e-05 2048 100 1024 304160 28.4201 734.57 838.111 1601.16 1601.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 500 3.2e-05 512 160 768 235520 67.0002 13.3817 155.43 419.008 655.095 655.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.001024 1024 450 448 17040 0.74496 9.10509 51.2974 61.1899 61.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 250 3.2e-05 2048 67 2368 12800 231.756 56.0987 176.782 1675.41 2140.24 2140.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.001024 1024 190 768 16200 0.744224 15.4602 51.2973 67.5487 67.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000128 512 160 1152 71680 12.0644 3.49798 55.9594 103.35 175.103 175.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1640 6.4e-05 4096 340 10624 277440 82.5221 62.8971 10371.2 1864.96 12381.8 12382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1810 6.4e-05 2048 100 1024 304080 28.4365 447.449 838.757 1314.69 1314.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 500 3.2e-05 512 160 768 225280 66.5942 13.1442 95.6575 412.526 588.196 588.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.001024 1024 450 448 16960 0.743968 5.62582 51.2633 57.677 57.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 250 3.2e-05 2048 67 2368 12800 231.341 56.0322 166.213 1677.87 2131.66 2131.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.001024 1024 190 768 16160 0.744672 9.45814 51.3189 61.5667 61.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000128 512 160 1152 69120 12.7209 3.50003 45.469 103.382 165.302 165.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1640 6.4e-05 4096 340 10624 276960 82.7523 62.9527 8589.08 1864.4 10599.4 10599.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1810 6.4e-05 2048 100 1024 304080 28.3782 369.254 841.802 1239.48 1239.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 500 3.2e-05 512 160 768 215040 67.8607 13.1569 74.2765 412.549 568.109 568.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 0.001024 1024 450 448 16920 0.74704 4.67571 51.2691 56.7341 56.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 250 3.2e-05 2048 67 2368 7680 232.013 55.9908 101.91 1670.08 2060.18 2060.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.001024 1024 190 768 16080 0.745088 7.54275 51.2687 59.6005 59.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000128 512 160 1152 71680 12.4714 3.49504 42.1468 103.417 161.764 161.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1640 6.4e-05 4096 340 10624 277120 82.5716 63.0046 7377.44 1868.24 9391.48 9391.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1810 6.4e-05 2048 100 1024 304000 28.5348 1320.12 838.793 2187.5 2187.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 500 3.2e-05 512 160 768 204800 68.9473 13.1236 62.2849 412.667 557.292 557.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 0.001024 1024 450 448 16800 0.745376 3.99565 50.1081 54.8918 54.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 250 3.2e-05 2048 67 2368 10240 231.295 56.0774 138.907 1677.22 2103.69 2103.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 0.001024 1024 190 768 16000 0.747168 6.67466 51.2133 58.6792 58.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000128 512 160 1152 64000 13.1477 3.50371 33.9922 103.367 154.244 154.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1640 6.4e-05 4096 340 10624 276800 82.9615 63.0308 6746.88 1864.86 8757.94 8758.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1810 6.4e-05 2048 100 1024 304000 28.3812 1262.18 838.245 2128.86 2128.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 500 3.2e-05 512 160 768 204800 69.1114 13.158 56.4206 415.632 554.589 554.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1900 0.001024 1024 450 448 16800 0.747648 3.68435 51.1905 55.6675 55.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 250 3.2e-05 2048 67 2368 6400 231.644 55.8209 86.0995 1665.75 2039.5 2039.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.001024 1024 190 768 16000 0.745664 6.2095 51.2451 58.2427 58.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000128 512 160 1152 70656 11.8701 3.49846 76.4337 103.316 195.338 195.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1640 6.4e-05 4096 340 10624 277632 82.5078 62.8812 15737.1 1863.98 17746.7 17746.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1810 6.4e-05 2048 100 1024 304128 28.4028 677.49 838.703 1544.64 1544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 3.2e-05 512 160 768 221184 67.0953 13.1311 134.914 412.432 627.84 628.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.001024 1024 450 448 16992 0.745632 8.52378 51.2689 60.5814 60.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 250 3.2e-05 2048 67 2368 10752 231.642 55.9693 128.102 1680.22 2096.11 2096.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.001024 1024 190 768 16176 0.74896 14.4032 51.2963 66.4898 66.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000128 512 160 1152 67584 12.5798 3.4984 52.3437 103.273 171.927 172.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1640 6.4e-05 4096 340 10624 277248 82.3543 62.8619 9835.8 1863.1 11844.3 11844.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1810 6.4e-05 2048 100 1024 304032 28.3897 425.026 838.169 1291.64 1291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 3.2e-05 512 160 768 221184 67.054 13.1256 90.1324 412.175 582.758 582.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.001024 1024 450 448 16896 0.742816 5.45997 51.1784 57.4248 57.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 250 3.2e-05 2048 67 2368 9216 231.391 55.9575 101.981 1674.89 2064.41 2064.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.001024 1024 190 768 16128 0.748608 9.02563 51.2785 61.0945 61.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000128 512 160 1152 64512 12.3263 3.44438 41.46 99.2808 156.753 156.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1640 6.4e-05 4096 340 10624 277056 82.6448 62.9852 8104.43 1866.41 10116.7 10116.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1810 6.4e-05 2048 100 1024 303984 28.4205 348.644 838.711 1215.82 1215.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 3.2e-05 512 160 768 184320 67.5053 12.8205 60.9251 396.117 537.637 537.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.001024 1024 450 448 16848 0.709056 4.56294 51.2075 56.5216 56.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 250 3.2e-05 2048 67 2368 9216 231.645 55.9186 108.022 1674.17 2069.94 2070.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.001024 1024 190 768 15984 0.745088 7.2721 50.1166 58.1783 58.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000128 512 160 1152 61440 12.6127 3.4465 35.6507 99.2935 151.237 151.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1640 6.4e-05 4096 340 10624 276480 82.5507 62.9176 7149.47 1865.45 9160.61 9160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1810 6.4e-05 2048 100 1024 303936 28.4509 307.408 838.505 1174.41 1174.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 500 3.2e-05 512 160 768 196608 65.9823 12.8 57.0916 399.325 535.464 535.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.001024 1024 450 448 16704 0.73728 3.74579 50.0237 54.5494 54.6079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 250 3.2e-05 2048 67 2368 6144 231.259 55.6947 72.3268 1666.14 2025.6 2025.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.001024 1024 190 768 15936 0.745472 6.28848 50.1162 57.191 57.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000128 512 160 1152 61440 13.297 3.49562 30.8454 103.445 151.318 151.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1640 6.4e-05 4096 340 10624 276480 82.7345 63.0703 6318.22 1868.3 8332.54 8332.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1810 6.4e-05 2048 100 1024 303840 28.406 272.192 838.391 1139.03 1139.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 500 3.2e-05 512 160 768 184320 71.4181 13.1485 47.8358 412.583 545.258 545.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 0.001024 1024 450 448 16800 0.743424 3.64154 51.2712 55.6994 55.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 250 3.2e-05 2048 67 2368 7680 231.621 55.8788 92.6456 1684.2 2064.84 2065.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.001024 1024 190 768 15840 0.739328 5.57875 50.0497 56.4103 56.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000128 512 160 1152 71680 12.0188 3.4983 74.2151 103.683 193.642 193.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1640 6.4e-05 4096 340 10624 277536 82.7737 62.9126 14774.4 1863.67 16783.9 16784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1810 6.4e-05 2048 100 1024 304136 28.4516 634.041 838.961 1501.5 1501.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 3.2e-05 512 160 768 229376 66.3636 13.195 135.09 413.92 628.84 629.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.001024 1024 450 448 17024 0.744256 8.02202 51.3292 60.1382 60.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 250 3.2e-05 2048 67 2368 10752 232.056 56.17 118.131 1676.68 2083.23 2083.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.001024 1024 190 768 16184 0.745472 13.1742 51.3195 65.2808 65.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000128 512 160 1152 64512 12.6847 3.46611 47.7345 101.305 165.423 165.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1640 6.4e-05 4096 340 10624 277312 82.5756 62.9278 9411.43 1865.07 11422.2 11422.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1810 6.4e-05 2048 100 1024 304080 28.3884 408.779 838.785 1276 1276.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 3.2e-05 512 160 768 200704 67.6892 13.0435 76.5678 404.247 561.81 562.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.001024 1024 450 448 16912 0.743904 5.13434 51.2495 57.1699 57.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 250 3.2e-05 2048 67 2368 10752 231.851 55.9745 110.226 1676.17 2074.4 2074.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.001024 1024 190 768 16128 0.747104 8.55827 51.3133 60.6619 60.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000128 512 160 1152 64512 12.7423 3.46714 40.4784 101.266 158.188 158.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1640 6.4e-05 4096 340 10624 276864 82.7103 62.9347 7952.82 1861.78 9960.47 9960.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1810 6.4e-05 2048 100 1024 303912 28.4358 345.478 837.789 1211.75 1211.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 3.2e-05 512 160 768 215040 65.9112 13.056 69.6681 403.981 552.883 553.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.001024 1024 450 448 16800 0.741984 4.44205 50.0964 55.3232 55.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 250 3.2e-05 2048 67 2368 10752 231.868 56.0932 107.246 1676.43 2071.83 2071.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.001024 1024 190 768 15960 0.741632 7.02634 50.0925 57.9047 57.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000128 512 160 1152 57344 12.4217 3.36054 31.7699 96.4744 144.259 144.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1640 6.4e-05 4096 340 10624 276864 82.3848 62.8137 6972.91 1862.01 8980.33 8980.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1810 6.4e-05 2048 100 1024 303968 28.3831 305.361 841.182 1174.97 1175.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 3.2e-05 512 160 768 172032 66.2653 12.6239 49.263 384.725 513.145 513.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.001024 1024 450 448 16800 0.693056 3.74854 49.2871 53.7725 53.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 250 3.2e-05 2048 67 2368 7168 231.922 56.0251 71.0532 1672.81 2031.99 2032.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.001024 1024 190 768 15904 0.741376 6.27571 50.0911 57.1521 57.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000128 512 160 1152 53760 12.7347 3.35667 26.8022 96.6276 139.754 139.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1640 6.4e-05 4096 340 10624 276640 82.6091 62.7918 6186.56 1861.2 8193.38 8193.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1810 6.4e-05 2048 100 1024 303800 28.3828 276.144 838.673 1143.25 1143.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 3.2e-05 512 160 768 143360 70.0408 12.6326 37.0081 385.219 505.168 505.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.001024 1024 450 448 16800 0.696288 3.61386 50.4404 54.791 54.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 250 3.2e-05 2048 67 2368 0 55.6593 0.012288 1663.41 1719.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.001024 1024 190 768 15960 56.4047 5.81027 1714.72 1777.07 57.9521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000128 512 160 1152 73728 11.8774 3.51027 73.8009 104.726 194.133 194.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1640 6.4e-05 4096 340 10624 277504 82.4545 62.8362 14162.7 1864.64 16172.9 16173.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1810 6.4e-05 2048 100 1024 304128 28.5184 635.4 838.965 1502.93 1502.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 3.2e-05 512 160 768 229376 67.3562 13.3261 134.08 418.064 633.099 633.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.001024 1024 450 448 16960 0.744096 7.9831 51.2523 60.0233 60.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 250 3.2e-05 2048 67 2368 12288 231.191 55.9716 91.1425 1679.47 2057.96 2058.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.001024 1024 190 768 16128 0.745472 13.2195 51.2577 65.2628 65.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000128 512 160 1152 73728 12.3171 3.50979 53.2699 104.665 173.994 174.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1640 6.4e-05 4096 340 10624 277504 82.4617 62.8438 9268.89 1863.56 11278 11278.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1810 6.4e-05 2048 100 1024 304000 28.3812 429.734 840.195 1298.36 1298.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 3.2e-05 512 160 768 229376 67.39 13.3281 88.6635 417.688 587.342 587.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.001024 1024 450 448 16896 0.7496 5.35638 51.2263 57.3765 57.4332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 250 3.2e-05 2048 67 2368 8192 231.558 55.9636 42.5858 1673.91 2004.21 2004.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.001024 1024 190 768 16000 0.741376 8.86374 50.0942 59.7426 59.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000128 512 160 1152 61440 12.625 3.45149 38.3417 99.3134 153.967 154.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1640 6.4e-05 4096 340 10624 276480 82.5416 62.9147 7632.46 1865.9 9644.03 9644.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1810 6.4e-05 2048 100 1024 303936 28.3704 356.833 838.697 1223.94 1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 3.2e-05 512 160 768 196608 66.0058 12.8106 63.2217 396.149 538.463 538.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.001024 1024 450 448 16704 0.710656 4.25398 50.0235 55.0315 55.0871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 250 3.2e-05 2048 67 2368 6144 231.581 55.6626 58.865 1670.15 2016.45 2016.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.001024 1024 190 768 15936 0.743424 7.22851 50.1169 58.1324 58.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000128 512 160 1152 65536 12.2955 3.44419 36.3479 99.2631 151.587 151.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1640 6.4e-05 4096 340 10624 276480 82.2772 62.711 6869.87 1859.29 8874.36 8874.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1810 6.4e-05 2048 100 1024 303872 28.4524 329.564 837.899 1195.96 1196.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 3.2e-05 512 160 768 196608 66.0015 12.8132 57.4689 397.888 534.441 534.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.001024 1024 450 448 16640 0.739904 4.03456 49.9991 54.8151 54.8702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 250 3.2e-05 2048 67 2368 8192 231.525 55.9555 77.6232 1670.75 2036.03 2036.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.001024 1024 190 768 15872 0.73968 6.38976 50.0897 57.2631 57.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000128 512 160 1152 61440 12.1218 3.36272 31.4215 96.5637 143.703 143.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1640 6.4e-05 4096 340 10624 275200 82.6744 62.889 6254.09 1864.41 8264.28 8264.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1810 6.4e-05 2048 100 1024 303680 28.418 302.845 837.601 1168.91 1168.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 3.2e-05 512 160 768 163840 67.2693 12.6162 44.9967 384.887 510.04 510.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.001024 1024 450 448 16640 0.742464 3.98499 50.0853 54.855 54.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 250 3.2e-05 2048 67 2368 10240 231.735 56.0577 96.5914 1681.08 2065.65 2065.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.001024 1024 190 768 15680 0.739328 6.00678 49.9209 56.7111 56.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000128 512 160 1152 49152 13.5997 3.44717 23.9804 99.3526 140.615 140.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1640 6.4e-05 4096 340 10624 276480 82.6988 62.9723 5812.92 1866.2 7825 7825.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1810 6.4e-05 2048 100 1024 303744 28.3707 288.84 837.919 1155.18 1155.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 3.2e-05 512 160 768 196608 66.0184 12.8164 50.4368 395.907 525.454 525.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.001024 1024 450 448 16512 0.704512 3.7704 49.9953 54.5141 54.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 16 64 250 3.2e-05 2048 67 2368 0 55.242 0.01216 1652.15 1707.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.001024 1024 190 768 15744 55.9845 6.07014 1702.24 1764.42 56.9795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000128 512 160 1152 64512 12.8317 3.516 60.2532 104.596 181.419 181.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1640 6.4e-05 4096 340 10624 277696 82.5533 62.8804 12724.4 1864.39 14734.4 14734.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1810 6.4e-05 2048 100 1024 304176 28.4365 1008.27 838.287 1875.04 1875.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 500 3.2e-05 512 160 768 200704 70.7393 13.3366 100.112 417.737 602.192 602.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1900 0.001024 1024 450 512 16704 0.74656 11.6346 51.2842 63.7058 63.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000128 512 160 1152 63488 12.7585 3.50832 64.0012 104.702 185.187 185.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1640 6.4e-05 4096 340 10624 277632 82.3844 62.8162 14208.7 1864.88 16219 16219.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1810 6.4e-05 2048 100 1024 304160 28.5123 1044.93 838.945 1912.43 1912.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 500 3.2e-05 512 160 768 196608 71.1369 13.3296 108.082 420.266 613.083 613.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1900 0.001024 1024 450 512 16672 0.744416 8.59446 51.2904 60.6723 60.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000128 512 160 1152 61440 13.5772 3.50694 45.8411 104.628 167.788 167.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1640 6.4e-05 4096 340 10624 277504 82.4334 62.8031 9177.26 1862.76 11185.5 11185.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1810 6.4e-05 2048 100 1024 304128 28.386 1041.88 838.176 1908.49 1908.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 500 3.2e-05 512 160 768 196608 71.1947 13.324 74.039 417.714 576.542 576.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1900 0.001024 1024 450 512 16640 0.745632 5.71696 51.2631 57.7684 57.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000128 512 160 1152 61440 13.278 3.4929 38.2441 103.259 158.516 158.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1640 6.4e-05 4096 340 10624 277248 82.3836 62.8656 7487.46 1862.77 9495.69 9495.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1810 6.4e-05 2048 100 1024 304032 28.3769 1040.15 837.799 1906.38 1906.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 500 3.2e-05 512 160 768 172032 72.944 13.1231 53.4708 412.11 551.919 552.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1900 0.001024 1024 450 512 16608 0.745472 4.78246 51.2615 56.8306 56.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000128 512 160 1152 57344 13.919 3.51072 32.001 104.771 154.437 154.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1640 6.4e-05 4096 340 10624 277504 82.4253 62.8545 6700.87 1865.2 8711.56 8711.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1810 6.4e-05 2048 100 1024 304000 28.4317 1039.47 838.702 1906.65 1906.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 500 3.2e-05 512 160 768 196608 71.2476 13.3243 53.9616 418.293 557.091 557.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1900 0.001024 1024 450 512 16512 0.744672 4.16749 51.2018 56.1545 56.2102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000128 512 160 1152 61440 13.2861 3.49594 31.018 103.319 151.355 151.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1640 6.4e-05 4096 340 10624 277120 82.5927 63.0107 6128.92 1865.84 8140.59 8140.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1810 6.4e-05 2048 100 1024 304000 28.3674 1039.15 838.002 1905.57 1905.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 500 3.2e-05 512 160 768 163840 74.0132 13.1277 42.1468 412.229 541.794 542.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1900 0.001024 1024 450 512 16480 0.743424 4.12467 51.1755 56.0865 56.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000128 512 160 1152 49152 13.5948 3.4479 23.446 99.1956 139.922 140.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1640 6.4e-05 4096 340 10624 276480 82.513 62.9149 5654.39 1863.65 7663.69 7663.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1810 6.4e-05 2048 100 1024 303936 28.3771 1039.96 837.702 1906.09 1906.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 500 3.2e-05 512 160 768 147456 72.2075 12.8102 35.038 395.668 515.992 516.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1900 0.001024 1024 450 512 16512 0.716064 3.89056 51.2594 55.9117 55.9678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000128 512 160 1152 43008 13.528 3.3575 20.0307 96.4968 133.648 133.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1640 6.4e-05 4096 340 10624 276864 82.3743 62.8162 5306.77 1862.41 7314.59 7314.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1810 6.4e-05 2048 100 1024 303968 28.4144 1038.46 839.779 1906.71 1906.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 500 3.2e-05 512 160 768 114688 73.1992 12.6198 26.1491 384.806 497.042 497.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1900 0.001024 1024 450 512 16352 0.696128 3.5759 49.1568 53.4724 53.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000128 512 160 1152 49152 13.5797 3.44474 21.7692 99.3571 138.387 138.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1640 6.4e-05 4096 340 10624 276480 82.2909 62.7191 5046.26 1861.07 7052.55 7052.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1810 6.4e-05 2048 100 1024 303872 28.3914 1037.43 838.765 1904.64 1904.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 500 3.2e-05 512 160 768 131072 73.8062 12.8124 28.3677 397.895 513.154 513.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1900 0.001024 1024 450 512 16384 0.744576 3.1288 51.1977 55.113 55.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000128 512 160 1140 57344 12.3959 3.36016 23.7692 96.5025 136.26 136.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1640 6.4e-05 4096 340 10620 276864 82.3509 62.804 4911.91 1862.38 6919.67 6919.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1810 6.4e-05 2048 100 1020 303968 28.357 1007.16 838.073 1873.64 1873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 500 3.2e-05 512 160 780 172032 66.2676 12.6132 35.339 384.8 499.285 499.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1900 0.001024 1024 450 420 16800 0.686752 10.3267 49.5813 60.6399 60.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000128 512 160 1152 57344 12.4134 3.36077 23.0567 96.5729 135.638 135.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1640 6.4e-05 4096 340 10624 276864 82.3495 62.8086 4809.68 1863.87 6818.93 6819.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1810 6.4e-05 2048 100 1024 303968 28.398 967.264 838.849 1834.56 1834.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 500 3.2e-05 512 160 768 172032 66.2913 12.6156 34.047 385.164 498.38 498.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1900 0.001024 1024 450 448 16800 0.694016 10.3158 50.144 61.1956 61.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 250 3.2e-05 2048 67 2368 7168 232.179 55.9292 80.6912 1674.34 2043.32 2043.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 0.001024 1024 190 768 15904 0.743808 4.31267 50.1128 55.2131 55.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000128 512 160 1150 53760 12.7178 3.35462 22.323 96.6151 135.238 135.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1640 6.4e-05 4096 340 10650 276640 82.5957 62.7977 4948.99 1861.16 6955.76 6955.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1810 6.4e-05 2048 100 1000 304080 28.4224 966.351 838.821 1833.64 1833.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 500 3.2e-05 512 160 750 143360 70.0413 12.6346 29.4114 385.176 497.525 497.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1900 0.001024 1024 450 400 16800 0.688032 9.44128 49.3166 59.4899 59.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 250 3.2e-05 2048 67 2350 8960 231.325 55.4988 101.226 1660.19 2048.43 2048.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 0.001024 1024 190 750 15960 0.74144 4.31923 51.2112 56.3154 56.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000128 512 160 1152 53760 12.7204 3.35798 21.694 96.6107 134.616 134.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1640 6.4e-05 4096 340 10656 276640 82.7101 62.8409 4919.31 1861.07 6926.15 6926.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1810 6.4e-05 2048 100 1008 303800 28.3622 986.151 838.295 1852.86 1852.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 500 3.2e-05 512 160 768 143360 69.9722 12.6356 29.2328 385.28 497.391 497.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1900 0.001024 1024 450 432 16800 0.692096 10.3296 49.0441 60.1081 60.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 250 3.2e-05 2048 67 2352 0 55.4795 0.004288 1663.42 1718.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 0.001024 1024 190 720 15960 56.2167 18.0267 1713.41 1787.79 68.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000128 512 160 1152 73728 12.6046 3.51053 33.3413 104.676 154.374 154.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1640 6.4e-05 4096 340 10624 277504 82.4798 62.8626 5692.93 1863.51 7701.98 7702.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1810 6.4e-05 2048 100 1024 304000 28.3654 981.289 838.1 1847.8 1847.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 500 3.2e-05 512 160 768 229376 67.4274 13.3284 51.221 417.776 550.019 550.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1900 0.001024 1024 450 416 17024 0.745472 10.1564 50.1084 61.0545 61.1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 250 3.2e-05 2048 67 2368 12288 231.63 55.9225 139.107 1670.2 2097.05 2097.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.001024 1024 190 736 16256 0.745568 18.7923 51.3076 70.8886 70.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000128 512 160 1152 61440 13.3127 3.49101 40.4559 103.508 161.003 161.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1640 6.4e-05 4096 340 10624 276480 82.1569 62.665 8528.99 1860.71 10534.7 10534.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1810 6.4e-05 2048 100 1024 303360 28.3933 1354.79 836.947 2220.18 2220.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 500 3.2e-05 512 160 768 122880 78.13 13.1297 42.7802 412.504 546.813 547.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1900 0.001024 1024 450 416 16320 0.733984 13.2269 49.6354 63.6403 63.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 250 3.2e-05 2048 67 2368 0 55.0316 0.004096 1648.59 1703.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 0.001024 1024 190 736 15840 55.776 7.37523 1699.81 1763.11 59.4416
