
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004568  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084568  00084568  00014568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000970  20070000  00084570  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001a9c  20070970  00084ee0  00020970  2**2
                  ALLOC
  4 .stack        00002004  2007240c  0008697c  00020970  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020999  2**0
                  CONTENTS, READONLY
  7 .debug_info   00037c21  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f07  00000000  00000000  00058613  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000069d6  00000000  00000000  0005d51a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cb0  00000000  00000000  00063ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c30  00000000  00000000  00064ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ebaf  00000000  00000000  000657d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00019cc1  00000000  00000000  0008437f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066daa  00000000  00000000  0009e040  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001fdc  00000000  00000000  00104dec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	10 44 07 20 ed 09 08 00 e9 09 08 00 e9 09 08 00     .D. ............
   80010:	e9 09 08 00 e9 09 08 00 e9 09 08 00 00 00 00 00     ................
	...
   8002c:	e9 09 08 00 e9 09 08 00 00 00 00 00 e9 09 08 00     ................
   8003c:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   8004c:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   8005c:	e9 09 08 00 25 2d 08 00 e9 09 08 00 00 00 00 00     ....%-..........
   8006c:	b1 18 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
	...
   80084:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   80094:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   800a4:	00 00 00 00 e9 09 08 00 ad 22 08 00 bd 22 08 00     ........."..."..
   800b4:	cd 22 08 00 dd 22 08 00 ed 22 08 00 fd 22 08 00     ."..."..."..."..
   800c4:	0d 23 08 00 1d 23 08 00 2d 23 08 00 e9 09 08 00     .#...#..-#......
   800d4:	cd 0c 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................
   800e4:	e9 09 08 00 e9 09 08 00 e9 09 08 00 e9 09 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070970 	.word	0x20070970
   80110:	00000000 	.word	0x00000000
   80114:	00084570 	.word	0x00084570

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084570 	.word	0x00084570
   80154:	20070974 	.word	0x20070974
   80158:	00084570 	.word	0x00084570
   8015c:	00000000 	.word	0x00000000

00080160 <at24cxx_acknowledge_polling>:
 *
 * \param twi_package Pointer to TWI data package. Only the slave address is
 * used in the acknowledge polling.
 */
static void at24cxx_acknowledge_polling(twi_package_t *twi_package)
{
   80160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80164:	b082      	sub	sp, #8
   80166:	4604      	mov	r4, r0
	uint8_t data = 0;
   80168:	2200      	movs	r2, #0
   8016a:	ab02      	add	r3, sp, #8
   8016c:	f803 2d01 	strb.w	r2, [r3, #-1]!

	/* Store the package parameters */
	uint8_t addr = twi_package->addr[0];
   80170:	f890 a000 	ldrb.w	sl, [r0]
	uint32_t addr_length = twi_package->addr_length;
   80174:	f8d0 9004 	ldr.w	r9, [r0, #4]
	void *buffer = twi_package->buffer;
   80178:	f8d0 8008 	ldr.w	r8, [r0, #8]
	uint32_t length = twi_package->length;
   8017c:	68c7      	ldr	r7, [r0, #12]

	/* Configure the data packet to be transmitted */
	twi_package->addr[0] = 0;
   8017e:	7002      	strb	r2, [r0, #0]
	twi_package->addr_length = 0;
   80180:	6042      	str	r2, [r0, #4]
	twi_package->buffer = &data;
   80182:	6083      	str	r3, [r0, #8]
	twi_package->length = 1;
   80184:	2301      	movs	r3, #1
   80186:	60c3      	str	r3, [r0, #12]

	while (twi_master_write(BOARD_AT24C_TWI_INSTANCE, twi_package) !=
   80188:	4e08      	ldr	r6, [pc, #32]	; (801ac <at24cxx_acknowledge_polling+0x4c>)
   8018a:	4d09      	ldr	r5, [pc, #36]	; (801b0 <at24cxx_acknowledge_polling+0x50>)
   8018c:	4621      	mov	r1, r4
   8018e:	4630      	mov	r0, r6
   80190:	47a8      	blx	r5
   80192:	2800      	cmp	r0, #0
   80194:	d1fa      	bne.n	8018c <at24cxx_acknowledge_polling+0x2c>
		TWI_SUCCESS);

	/* Restore the package parameters */
	twi_package->addr[0] = addr;
   80196:	f884 a000 	strb.w	sl, [r4]
	twi_package->addr_length = addr_length;
   8019a:	f8c4 9004 	str.w	r9, [r4, #4]
	twi_package->buffer = buffer;
   8019e:	f8c4 8008 	str.w	r8, [r4, #8]
	twi_package->length = length;
   801a2:	60e7      	str	r7, [r4, #12]
}
   801a4:	b002      	add	sp, #8
   801a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   801aa:	bf00      	nop
   801ac:	40090000 	.word	0x40090000
   801b0:	00080961 	.word	0x00080961

000801b4 <at24cxx_write_byte>:
 *
 * \return AT24C_WRITE_SUCCESS if single byte was written, AT24C_WRITE_FAIL
 * otherwise.
 */
uint32_t at24cxx_write_byte(uint32_t u32_address, uint8_t u8_value)
{
   801b4:	b510      	push	{r4, lr}
   801b6:	b088      	sub	sp, #32
   801b8:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_package_t twi_package;

	/* Configure the data packet to be transmitted */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   801bc:	2350      	movs	r3, #80	; 0x50
   801be:	f88d 301c 	strb.w	r3, [sp, #28]
	at24c_build_word_address(twi_package.addr, u32_address);
   801c2:	0a03      	lsrs	r3, r0, #8
   801c4:	f88d 300c 	strb.w	r3, [sp, #12]
   801c8:	f88d 000d 	strb.w	r0, [sp, #13]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   801cc:	2302      	movs	r3, #2
   801ce:	9304      	str	r3, [sp, #16]
	twi_package.buffer = &u8_value;
   801d0:	f10d 0307 	add.w	r3, sp, #7
   801d4:	9305      	str	r3, [sp, #20]
	twi_package.length = 1;
   801d6:	2301      	movs	r3, #1
   801d8:	9306      	str	r3, [sp, #24]

	if (twi_master_write(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   801da:	a903      	add	r1, sp, #12
   801dc:	4806      	ldr	r0, [pc, #24]	; (801f8 <at24cxx_write_byte+0x44>)
   801de:	4b07      	ldr	r3, [pc, #28]	; (801fc <at24cxx_write_byte+0x48>)
   801e0:	4798      	blx	r3
   801e2:	b118      	cbz	r0, 801ec <at24cxx_write_byte+0x38>
			TWI_SUCCESS) {
		return AT24C_WRITE_FAIL;
   801e4:	2401      	movs	r4, #1
	}
	at24cxx_acknowledge_polling(&twi_package);

	return AT24C_WRITE_SUCCESS;
}
   801e6:	4620      	mov	r0, r4
   801e8:	b008      	add	sp, #32
   801ea:	bd10      	pop	{r4, pc}
   801ec:	4604      	mov	r4, r0
	at24cxx_acknowledge_polling(&twi_package);
   801ee:	a803      	add	r0, sp, #12
   801f0:	4b03      	ldr	r3, [pc, #12]	; (80200 <at24cxx_write_byte+0x4c>)
   801f2:	4798      	blx	r3
	return AT24C_WRITE_SUCCESS;
   801f4:	e7f7      	b.n	801e6 <at24cxx_write_byte+0x32>
   801f6:	bf00      	nop
   801f8:	40090000 	.word	0x40090000
   801fc:	00080961 	.word	0x00080961
   80200:	00080161 	.word	0x00080161

00080204 <at24cxx_read_byte>:
 * \param p_rd_byte Pointer to memory where the read byte will be stored.
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_byte(uint32_t u32_address, uint8_t *p_rd_byte)
{
   80204:	b500      	push	{lr}
   80206:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80208:	2350      	movs	r3, #80	; 0x50
   8020a:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_address);
   8020e:	0a03      	lsrs	r3, r0, #8
   80210:	f88d 3004 	strb.w	r3, [sp, #4]
   80214:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80218:	2302      	movs	r3, #2
   8021a:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_byte;
   8021c:	9103      	str	r1, [sp, #12]
	twi_package.length = 1;
   8021e:	2301      	movs	r3, #1
   80220:	9304      	str	r3, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   80222:	a901      	add	r1, sp, #4
   80224:	4804      	ldr	r0, [pc, #16]	; (80238 <at24cxx_read_byte+0x34>)
   80226:	4b05      	ldr	r3, [pc, #20]	; (8023c <at24cxx_read_byte+0x38>)
   80228:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   8022a:	3000      	adds	r0, #0
   8022c:	bf18      	it	ne
   8022e:	2001      	movne	r0, #1
   80230:	b007      	add	sp, #28
   80232:	f85d fb04 	ldr.w	pc, [sp], #4
   80236:	bf00      	nop
   80238:	40090000 	.word	0x40090000
   8023c:	000808a1 	.word	0x000808a1

00080240 <at24cxx_read_continuous>:
 *
 * \return AT24C_READ_SUCCESS if one byte was read, AT24C_READ_FAIL otherwise.
 */
uint32_t at24cxx_read_continuous(uint32_t u32_start_address,
		uint16_t u16_length, uint8_t *p_rd_buffer)
{
   80240:	b500      	push	{lr}
   80242:	b087      	sub	sp, #28
	twi_package_t twi_package;

	/* Configure the data packet to be received */
	twi_package.chip = BOARD_AT24C_ADDRESS;
   80244:	2350      	movs	r3, #80	; 0x50
   80246:	f88d 3014 	strb.w	r3, [sp, #20]
	at24c_build_word_address(twi_package.addr, u32_start_address);
   8024a:	0a03      	lsrs	r3, r0, #8
   8024c:	f88d 3004 	strb.w	r3, [sp, #4]
   80250:	f88d 0005 	strb.w	r0, [sp, #5]
	twi_package.addr_length = AT24C_MEM_ADDR_LEN;
   80254:	2302      	movs	r3, #2
   80256:	9302      	str	r3, [sp, #8]
	twi_package.buffer = p_rd_buffer;
   80258:	9203      	str	r2, [sp, #12]
	twi_package.length = u16_length;
   8025a:	9104      	str	r1, [sp, #16]

	if (twi_master_read(BOARD_AT24C_TWI_INSTANCE, &twi_package) !=
   8025c:	a901      	add	r1, sp, #4
   8025e:	4804      	ldr	r0, [pc, #16]	; (80270 <at24cxx_read_continuous+0x30>)
   80260:	4b04      	ldr	r3, [pc, #16]	; (80274 <at24cxx_read_continuous+0x34>)
   80262:	4798      	blx	r3
			TWI_SUCCESS) {
		return AT24C_READ_FAIL;
	}

	return AT24C_READ_SUCCESS;
}
   80264:	3000      	adds	r0, #0
   80266:	bf18      	it	ne
   80268:	2001      	movne	r0, #1
   8026a:	b007      	add	sp, #28
   8026c:	f85d fb04 	ldr.w	pc, [sp], #4
   80270:	40090000 	.word	0x40090000
   80274:	000808a1 	.word	0x000808a1

00080278 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80278:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8027a:	2401      	movs	r4, #1
   8027c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   8027e:	2400      	movs	r4, #0
   80280:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   80282:	f240 2502 	movw	r5, #514	; 0x202
   80286:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8028a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8028e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80292:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   80294:	0052      	lsls	r2, r2, #1
   80296:	fbb1 f2f2 	udiv	r2, r1, r2
   8029a:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8029c:	0212      	lsls	r2, r2, #8
   8029e:	b292      	uxth	r2, r2
   802a0:	432b      	orrs	r3, r5
   802a2:	431a      	orrs	r2, r3
   802a4:	6042      	str	r2, [r0, #4]
	return 0;
}
   802a6:	4620      	mov	r0, r4
   802a8:	bc30      	pop	{r4, r5}
   802aa:	4770      	bx	lr

000802ac <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   802ac:	6843      	ldr	r3, [r0, #4]
   802ae:	f023 0310 	bic.w	r3, r3, #16
   802b2:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   802b4:	6843      	ldr	r3, [r0, #4]
   802b6:	4319      	orrs	r1, r3
   802b8:	6041      	str	r1, [r0, #4]
   802ba:	4770      	bx	lr

000802bc <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   802bc:	6843      	ldr	r3, [r0, #4]
   802be:	01d2      	lsls	r2, r2, #7
   802c0:	b2d2      	uxtb	r2, r2
   802c2:	4319      	orrs	r1, r3
   802c4:	430a      	orrs	r2, r1
   802c6:	6042      	str	r2, [r0, #4]
   802c8:	4770      	bx	lr

000802ca <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   802ca:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   802cc:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   802ce:	0609      	lsls	r1, r1, #24
   802d0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   802d4:	4321      	orrs	r1, r4
   802d6:	430a      	orrs	r2, r1
   802d8:	0719      	lsls	r1, r3, #28
   802da:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
   802de:	4311      	orrs	r1, r2
   802e0:	6041      	str	r1, [r0, #4]
}
   802e2:	bc10      	pop	{r4}
   802e4:	4770      	bx	lr

000802e6 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   802e6:	2302      	movs	r3, #2
   802e8:	6003      	str	r3, [r0, #0]
   802ea:	4770      	bx	lr

000802ec <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   802ec:	2301      	movs	r3, #1
   802ee:	fa03 f101 	lsl.w	r1, r3, r1
   802f2:	6101      	str	r1, [r0, #16]
   802f4:	4770      	bx	lr

000802f6 <adc_enable_tag>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_tag(Adc *p_adc)
{
	p_adc->ADC_EMR |= ADC_EMR_TAG;
   802f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802fc:	6403      	str	r3, [r0, #64]	; 0x40
   802fe:	4770      	bx	lr

00080300 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
   80300:	6241      	str	r1, [r0, #36]	; 0x24
   80302:	4770      	bx	lr

00080304 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80304:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80306:	480e      	ldr	r0, [pc, #56]	; (80340 <sysclk_init+0x3c>)
   80308:	4b0e      	ldr	r3, [pc, #56]	; (80344 <sysclk_init+0x40>)
   8030a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   8030c:	213e      	movs	r1, #62	; 0x3e
   8030e:	2000      	movs	r0, #0
   80310:	4b0d      	ldr	r3, [pc, #52]	; (80348 <sysclk_init+0x44>)
   80312:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80314:	4c0d      	ldr	r4, [pc, #52]	; (8034c <sysclk_init+0x48>)
   80316:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80318:	2800      	cmp	r0, #0
   8031a:	d0fc      	beq.n	80316 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   8031c:	4b0c      	ldr	r3, [pc, #48]	; (80350 <sysclk_init+0x4c>)
   8031e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80320:	4a0c      	ldr	r2, [pc, #48]	; (80354 <sysclk_init+0x50>)
   80322:	4b0d      	ldr	r3, [pc, #52]	; (80358 <sysclk_init+0x54>)
   80324:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <sysclk_init+0x58>)
   80328:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8032a:	2800      	cmp	r0, #0
   8032c:	d0fc      	beq.n	80328 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8032e:	2010      	movs	r0, #16
   80330:	4b0b      	ldr	r3, [pc, #44]	; (80360 <sysclk_init+0x5c>)
   80332:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80334:	4b0b      	ldr	r3, [pc, #44]	; (80364 <sysclk_init+0x60>)
   80336:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80338:	4801      	ldr	r0, [pc, #4]	; (80340 <sysclk_init+0x3c>)
   8033a:	4b02      	ldr	r3, [pc, #8]	; (80344 <sysclk_init+0x40>)
   8033c:	4798      	blx	r3
   8033e:	bd10      	pop	{r4, pc}
   80340:	0501bd00 	.word	0x0501bd00
   80344:	200700a5 	.word	0x200700a5
   80348:	00080675 	.word	0x00080675
   8034c:	000806c9 	.word	0x000806c9
   80350:	000806d9 	.word	0x000806d9
   80354:	200d3f01 	.word	0x200d3f01
   80358:	400e0600 	.word	0x400e0600
   8035c:	000806e9 	.word	0x000806e9
   80360:	00080611 	.word	0x00080611
   80364:	00080a85 	.word	0x00080a85

00080368 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80368:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8036a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8036e:	4b16      	ldr	r3, [pc, #88]	; (803c8 <board_init+0x60>)
   80370:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80372:	200b      	movs	r0, #11
   80374:	4c15      	ldr	r4, [pc, #84]	; (803cc <board_init+0x64>)
   80376:	47a0      	blx	r4
   80378:	200c      	movs	r0, #12
   8037a:	47a0      	blx	r4
   8037c:	200d      	movs	r0, #13
   8037e:	47a0      	blx	r4
   80380:	200e      	movs	r0, #14
   80382:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80384:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80388:	203b      	movs	r0, #59	; 0x3b
   8038a:	4c11      	ldr	r4, [pc, #68]	; (803d0 <board_init+0x68>)
   8038c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8038e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80392:	2055      	movs	r0, #85	; 0x55
   80394:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80396:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8039a:	2056      	movs	r0, #86	; 0x56
   8039c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8039e:	490d      	ldr	r1, [pc, #52]	; (803d4 <board_init+0x6c>)
   803a0:	2068      	movs	r0, #104	; 0x68
   803a2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   803a4:	490c      	ldr	r1, [pc, #48]	; (803d8 <board_init+0x70>)
   803a6:	205c      	movs	r0, #92	; 0x5c
   803a8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   803aa:	4a0c      	ldr	r2, [pc, #48]	; (803dc <board_init+0x74>)
   803ac:	f44f 7140 	mov.w	r1, #768	; 0x300
   803b0:	480b      	ldr	r0, [pc, #44]	; (803e0 <board_init+0x78>)
   803b2:	4b0c      	ldr	r3, [pc, #48]	; (803e4 <board_init+0x7c>)
   803b4:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   803b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ba:	202b      	movs	r0, #43	; 0x2b
   803bc:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   803be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803c2:	202a      	movs	r0, #42	; 0x2a
   803c4:	47a0      	blx	r4
   803c6:	bd10      	pop	{r4, pc}
   803c8:	400e1a50 	.word	0x400e1a50
   803cc:	000806f9 	.word	0x000806f9
   803d0:	000804a5 	.word	0x000804a5
   803d4:	28000079 	.word	0x28000079
   803d8:	28000001 	.word	0x28000001
   803dc:	08000001 	.word	0x08000001
   803e0:	400e0e00 	.word	0x400e0e00
   803e4:	00080575 	.word	0x00080575

000803e8 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   803e8:	460b      	mov	r3, r1
   803ea:	b119      	cbz	r1, 803f4 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   803ec:	6809      	ldr	r1, [r1, #0]
   803ee:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   803f0:	685b      	ldr	r3, [r3, #4]
   803f2:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
   803f4:	b11a      	cbz	r2, 803fe <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   803f6:	6813      	ldr	r3, [r2, #0]
   803f8:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   803fa:	6853      	ldr	r3, [r2, #4]
   803fc:	61c3      	str	r3, [r0, #28]
   803fe:	4770      	bx	lr

00080400 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   80400:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   80404:	05c9      	lsls	r1, r1, #23
   80406:	0dc9      	lsrs	r1, r1, #23
	p_pdc->PERIPH_PTCR =
   80408:	6201      	str	r1, [r0, #32]
   8040a:	4770      	bx	lr

0008040c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8040c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8040e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80412:	d016      	beq.n	80442 <pio_set_peripheral+0x36>
   80414:	d80b      	bhi.n	8042e <pio_set_peripheral+0x22>
   80416:	b149      	cbz	r1, 8042c <pio_set_peripheral+0x20>
   80418:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8041c:	d105      	bne.n	8042a <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8041e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80420:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80422:	400b      	ands	r3, r1
   80424:	ea23 0302 	bic.w	r3, r3, r2
   80428:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8042a:	6042      	str	r2, [r0, #4]
   8042c:	4770      	bx	lr
	switch (ul_type) {
   8042e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80432:	d0fb      	beq.n	8042c <pio_set_peripheral+0x20>
   80434:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80438:	d0f8      	beq.n	8042c <pio_set_peripheral+0x20>
   8043a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8043e:	d1f4      	bne.n	8042a <pio_set_peripheral+0x1e>
   80440:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80442:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80444:	4313      	orrs	r3, r2
   80446:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80448:	e7ef      	b.n	8042a <pio_set_peripheral+0x1e>

0008044a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8044a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   8044c:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80450:	bf14      	ite	ne
   80452:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80454:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80456:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8045a:	bf14      	ite	ne
   8045c:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   8045e:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80460:	f012 0f02 	tst.w	r2, #2
   80464:	d107      	bne.n	80476 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80466:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8046a:	bf18      	it	ne
   8046c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80470:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80472:	6001      	str	r1, [r0, #0]
   80474:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80476:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8047a:	e7f9      	b.n	80470 <pio_set_input+0x26>

0008047c <pio_set_output>:
{
   8047c:	b410      	push	{r4}
   8047e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80480:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80482:	b944      	cbnz	r4, 80496 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80484:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80486:	b143      	cbz	r3, 8049a <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80488:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   8048a:	b942      	cbnz	r2, 8049e <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   8048c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   8048e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80490:	6001      	str	r1, [r0, #0]
}
   80492:	bc10      	pop	{r4}
   80494:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80496:	6641      	str	r1, [r0, #100]	; 0x64
   80498:	e7f5      	b.n	80486 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   8049a:	6541      	str	r1, [r0, #84]	; 0x54
   8049c:	e7f5      	b.n	8048a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   8049e:	6301      	str	r1, [r0, #48]	; 0x30
   804a0:	e7f5      	b.n	8048e <pio_set_output+0x12>
	...

000804a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   804a4:	b570      	push	{r4, r5, r6, lr}
   804a6:	b082      	sub	sp, #8
   804a8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   804aa:	0943      	lsrs	r3, r0, #5
   804ac:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804b0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   804b4:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   804b6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   804ba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804be:	d031      	beq.n	80524 <pio_configure_pin+0x80>
   804c0:	d816      	bhi.n	804f0 <pio_configure_pin+0x4c>
   804c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804c6:	d01b      	beq.n	80500 <pio_configure_pin+0x5c>
   804c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804cc:	d116      	bne.n	804fc <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   804ce:	f000 001f 	and.w	r0, r0, #31
   804d2:	2601      	movs	r6, #1
   804d4:	4086      	lsls	r6, r0
   804d6:	4632      	mov	r2, r6
   804d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804dc:	4620      	mov	r0, r4
   804de:	4b22      	ldr	r3, [pc, #136]	; (80568 <pio_configure_pin+0xc4>)
   804e0:	4798      	blx	r3
	if (ul_pull_up_enable) {
   804e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   804e6:	bf14      	ite	ne
   804e8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   804ea:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   804ec:	2001      	movs	r0, #1
   804ee:	e017      	b.n	80520 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   804f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804f4:	d021      	beq.n	8053a <pio_configure_pin+0x96>
   804f6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804fa:	d01e      	beq.n	8053a <pio_configure_pin+0x96>
		return 0;
   804fc:	2000      	movs	r0, #0
   804fe:	e00f      	b.n	80520 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80500:	f000 001f 	and.w	r0, r0, #31
   80504:	2601      	movs	r6, #1
   80506:	4086      	lsls	r6, r0
   80508:	4632      	mov	r2, r6
   8050a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8050e:	4620      	mov	r0, r4
   80510:	4b15      	ldr	r3, [pc, #84]	; (80568 <pio_configure_pin+0xc4>)
   80512:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80514:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80518:	bf14      	ite	ne
   8051a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8051c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   8051e:	2001      	movs	r0, #1
}
   80520:	b002      	add	sp, #8
   80522:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80524:	f000 011f 	and.w	r1, r0, #31
   80528:	2601      	movs	r6, #1
   8052a:	462a      	mov	r2, r5
   8052c:	fa06 f101 	lsl.w	r1, r6, r1
   80530:	4620      	mov	r0, r4
   80532:	4b0e      	ldr	r3, [pc, #56]	; (8056c <pio_configure_pin+0xc8>)
   80534:	4798      	blx	r3
	return 1;
   80536:	4630      	mov	r0, r6
		break;
   80538:	e7f2      	b.n	80520 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8053a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8053e:	f000 011f 	and.w	r1, r0, #31
   80542:	2601      	movs	r6, #1
   80544:	ea05 0306 	and.w	r3, r5, r6
   80548:	9300      	str	r3, [sp, #0]
   8054a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8054e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80552:	bf14      	ite	ne
   80554:	2200      	movne	r2, #0
   80556:	2201      	moveq	r2, #1
   80558:	fa06 f101 	lsl.w	r1, r6, r1
   8055c:	4620      	mov	r0, r4
   8055e:	4c04      	ldr	r4, [pc, #16]	; (80570 <pio_configure_pin+0xcc>)
   80560:	47a0      	blx	r4
	return 1;
   80562:	4630      	mov	r0, r6
		break;
   80564:	e7dc      	b.n	80520 <pio_configure_pin+0x7c>
   80566:	bf00      	nop
   80568:	0008040d 	.word	0x0008040d
   8056c:	0008044b 	.word	0x0008044b
   80570:	0008047d 	.word	0x0008047d

00080574 <pio_configure_pin_group>:
{
   80574:	b570      	push	{r4, r5, r6, lr}
   80576:	b082      	sub	sp, #8
   80578:	4605      	mov	r5, r0
   8057a:	460e      	mov	r6, r1
   8057c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   8057e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80582:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80586:	d027      	beq.n	805d8 <pio_configure_pin_group+0x64>
   80588:	d811      	bhi.n	805ae <pio_configure_pin_group+0x3a>
   8058a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8058e:	d016      	beq.n	805be <pio_configure_pin_group+0x4a>
   80590:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80594:	d111      	bne.n	805ba <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80596:	460a      	mov	r2, r1
   80598:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8059c:	4b19      	ldr	r3, [pc, #100]	; (80604 <pio_configure_pin_group+0x90>)
   8059e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   805a0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   805a4:	bf14      	ite	ne
   805a6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   805a8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   805aa:	2001      	movs	r0, #1
   805ac:	e012      	b.n	805d4 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   805ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   805b2:	d015      	beq.n	805e0 <pio_configure_pin_group+0x6c>
   805b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   805b8:	d012      	beq.n	805e0 <pio_configure_pin_group+0x6c>
		return 0;
   805ba:	2000      	movs	r0, #0
   805bc:	e00a      	b.n	805d4 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   805be:	460a      	mov	r2, r1
   805c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805c4:	4b0f      	ldr	r3, [pc, #60]	; (80604 <pio_configure_pin_group+0x90>)
   805c6:	4798      	blx	r3
	if (ul_pull_up_enable) {
   805c8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   805cc:	bf14      	ite	ne
   805ce:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   805d0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   805d2:	2001      	movs	r0, #1
}
   805d4:	b002      	add	sp, #8
   805d6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   805d8:	4b0b      	ldr	r3, [pc, #44]	; (80608 <pio_configure_pin_group+0x94>)
   805da:	4798      	blx	r3
	return 1;
   805dc:	2001      	movs	r0, #1
		break;
   805de:	e7f9      	b.n	805d4 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   805e0:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   805e4:	f004 0301 	and.w	r3, r4, #1
   805e8:	9300      	str	r3, [sp, #0]
   805ea:	f3c4 0380 	ubfx	r3, r4, #2, #1
   805ee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805f2:	bf14      	ite	ne
   805f4:	2200      	movne	r2, #0
   805f6:	2201      	moveq	r2, #1
   805f8:	4631      	mov	r1, r6
   805fa:	4628      	mov	r0, r5
   805fc:	4c03      	ldr	r4, [pc, #12]	; (8060c <pio_configure_pin_group+0x98>)
   805fe:	47a0      	blx	r4
	return 1;
   80600:	2001      	movs	r0, #1
		break;
   80602:	e7e7      	b.n	805d4 <pio_configure_pin_group+0x60>
   80604:	0008040d 	.word	0x0008040d
   80608:	0008044b 	.word	0x0008044b
   8060c:	0008047d 	.word	0x0008047d

00080610 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80610:	4a17      	ldr	r2, [pc, #92]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   80612:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80618:	4318      	orrs	r0, r3
   8061a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8061c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8061e:	f013 0f08 	tst.w	r3, #8
   80622:	d10a      	bne.n	8063a <pmc_switch_mck_to_pllack+0x2a>
   80624:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80628:	4911      	ldr	r1, [pc, #68]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   8062a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8062c:	f012 0f08 	tst.w	r2, #8
   80630:	d103      	bne.n	8063a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80632:	3b01      	subs	r3, #1
   80634:	d1f9      	bne.n	8062a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80636:	2001      	movs	r0, #1
   80638:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8063a:	4a0d      	ldr	r2, [pc, #52]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   8063c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8063e:	f023 0303 	bic.w	r3, r3, #3
   80642:	f043 0302 	orr.w	r3, r3, #2
   80646:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80648:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8064a:	f013 0f08 	tst.w	r3, #8
   8064e:	d10a      	bne.n	80666 <pmc_switch_mck_to_pllack+0x56>
   80650:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80654:	4906      	ldr	r1, [pc, #24]	; (80670 <pmc_switch_mck_to_pllack+0x60>)
   80656:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80658:	f012 0f08 	tst.w	r2, #8
   8065c:	d105      	bne.n	8066a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8065e:	3b01      	subs	r3, #1
   80660:	d1f9      	bne.n	80656 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   80662:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80664:	4770      	bx	lr
	return 0;
   80666:	2000      	movs	r0, #0
   80668:	4770      	bx	lr
   8066a:	2000      	movs	r0, #0
   8066c:	4770      	bx	lr
   8066e:	bf00      	nop
   80670:	400e0600 	.word	0x400e0600

00080674 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80674:	b9c8      	cbnz	r0, 806aa <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80676:	4a11      	ldr	r2, [pc, #68]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   80678:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8067a:	0209      	lsls	r1, r1, #8
   8067c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8067e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80682:	f023 0303 	bic.w	r3, r3, #3
   80686:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8068a:	f043 0301 	orr.w	r3, r3, #1
   8068e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80690:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80692:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80694:	f013 0f01 	tst.w	r3, #1
   80698:	d0fb      	beq.n	80692 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8069a:	4a08      	ldr	r2, [pc, #32]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   8069c:	6a13      	ldr	r3, [r2, #32]
   8069e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806a6:	6213      	str	r3, [r2, #32]
   806a8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806aa:	4904      	ldr	r1, [pc, #16]	; (806bc <pmc_switch_mainck_to_xtal+0x48>)
   806ac:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   806ae:	4a04      	ldr	r2, [pc, #16]	; (806c0 <pmc_switch_mainck_to_xtal+0x4c>)
   806b0:	401a      	ands	r2, r3
   806b2:	4b04      	ldr	r3, [pc, #16]	; (806c4 <pmc_switch_mainck_to_xtal+0x50>)
   806b4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806b6:	620b      	str	r3, [r1, #32]
   806b8:	4770      	bx	lr
   806ba:	bf00      	nop
   806bc:	400e0600 	.word	0x400e0600
   806c0:	fec8fffc 	.word	0xfec8fffc
   806c4:	01370002 	.word	0x01370002

000806c8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   806c8:	4b02      	ldr	r3, [pc, #8]	; (806d4 <pmc_osc_is_ready_mainck+0xc>)
   806ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806d0:	4770      	bx	lr
   806d2:	bf00      	nop
   806d4:	400e0600 	.word	0x400e0600

000806d8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   806d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806dc:	4b01      	ldr	r3, [pc, #4]	; (806e4 <pmc_disable_pllack+0xc>)
   806de:	629a      	str	r2, [r3, #40]	; 0x28
   806e0:	4770      	bx	lr
   806e2:	bf00      	nop
   806e4:	400e0600 	.word	0x400e0600

000806e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   806e8:	4b02      	ldr	r3, [pc, #8]	; (806f4 <pmc_is_locked_pllack+0xc>)
   806ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806ec:	f000 0002 	and.w	r0, r0, #2
   806f0:	4770      	bx	lr
   806f2:	bf00      	nop
   806f4:	400e0600 	.word	0x400e0600

000806f8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   806f8:	282c      	cmp	r0, #44	; 0x2c
   806fa:	d81e      	bhi.n	8073a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   806fc:	281f      	cmp	r0, #31
   806fe:	d80c      	bhi.n	8071a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80700:	4b11      	ldr	r3, [pc, #68]	; (80748 <pmc_enable_periph_clk+0x50>)
   80702:	699a      	ldr	r2, [r3, #24]
   80704:	2301      	movs	r3, #1
   80706:	4083      	lsls	r3, r0
   80708:	4393      	bics	r3, r2
   8070a:	d018      	beq.n	8073e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   8070c:	2301      	movs	r3, #1
   8070e:	fa03 f000 	lsl.w	r0, r3, r0
   80712:	4b0d      	ldr	r3, [pc, #52]	; (80748 <pmc_enable_periph_clk+0x50>)
   80714:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80716:	2000      	movs	r0, #0
   80718:	4770      	bx	lr
		ul_id -= 32;
   8071a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8071c:	4b0a      	ldr	r3, [pc, #40]	; (80748 <pmc_enable_periph_clk+0x50>)
   8071e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80722:	2301      	movs	r3, #1
   80724:	4083      	lsls	r3, r0
   80726:	4393      	bics	r3, r2
   80728:	d00b      	beq.n	80742 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8072a:	2301      	movs	r3, #1
   8072c:	fa03 f000 	lsl.w	r0, r3, r0
   80730:	4b05      	ldr	r3, [pc, #20]	; (80748 <pmc_enable_periph_clk+0x50>)
   80732:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80736:	2000      	movs	r0, #0
   80738:	4770      	bx	lr
		return 1;
   8073a:	2001      	movs	r0, #1
   8073c:	4770      	bx	lr
	return 0;
   8073e:	2000      	movs	r0, #0
   80740:	4770      	bx	lr
   80742:	2000      	movs	r0, #0
}
   80744:	4770      	bx	lr
   80746:	bf00      	nop
   80748:	400e0600 	.word	0x400e0600

0008074c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   8074c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8074e:	0189      	lsls	r1, r1, #6
   80750:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80752:	2402      	movs	r4, #2
   80754:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80756:	f04f 31ff 	mov.w	r1, #4294967295
   8075a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8075c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8075e:	605a      	str	r2, [r3, #4]
}
   80760:	bc10      	pop	{r4}
   80762:	4770      	bx	lr

00080764 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80764:	0189      	lsls	r1, r1, #6
   80766:	2305      	movs	r3, #5
   80768:	5043      	str	r3, [r0, r1]
   8076a:	4770      	bx	lr

0008076c <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   8076c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80770:	614a      	str	r2, [r1, #20]
   80772:	4770      	bx	lr

00080774 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80774:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80778:	61ca      	str	r2, [r1, #28]
   8077a:	4770      	bx	lr

0008077c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8077c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80780:	624a      	str	r2, [r1, #36]	; 0x24
   80782:	4770      	bx	lr

00080784 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80784:	4b2a      	ldr	r3, [pc, #168]	; (80830 <twi_set_speed+0xac>)
   80786:	4299      	cmp	r1, r3
   80788:	d849      	bhi.n	8081e <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   8078a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   8078e:	4299      	cmp	r1, r3
   80790:	d92b      	bls.n	807ea <twi_set_speed+0x66>
{
   80792:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80794:	4c27      	ldr	r4, [pc, #156]	; (80834 <twi_set_speed+0xb0>)
   80796:	fba4 3402 	umull	r3, r4, r4, r2
   8079a:	0ba4      	lsrs	r4, r4, #14
   8079c:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8079e:	4b26      	ldr	r3, [pc, #152]	; (80838 <twi_set_speed+0xb4>)
   807a0:	440b      	add	r3, r1
   807a2:	009b      	lsls	r3, r3, #2
   807a4:	fbb2 f2f3 	udiv	r2, r2, r3
   807a8:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807aa:	2cff      	cmp	r4, #255	; 0xff
   807ac:	d939      	bls.n	80822 <twi_set_speed+0x9e>
   807ae:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
   807b0:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   807b2:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807b4:	2cff      	cmp	r4, #255	; 0xff
   807b6:	d90d      	bls.n	807d4 <twi_set_speed+0x50>
   807b8:	2907      	cmp	r1, #7
   807ba:	d1f9      	bne.n	807b0 <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   807bc:	0213      	lsls	r3, r2, #8
   807be:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
   807c0:	0409      	lsls	r1, r1, #16
   807c2:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   807c6:	430b      	orrs	r3, r1
   807c8:	b2e4      	uxtb	r4, r4
   807ca:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
   807cc:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
   807ce:	2000      	movs	r0, #0
}
   807d0:	bc10      	pop	{r4}
   807d2:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807d4:	2aff      	cmp	r2, #255	; 0xff
   807d6:	d9f1      	bls.n	807bc <twi_set_speed+0x38>
   807d8:	2906      	cmp	r1, #6
   807da:	d8ef      	bhi.n	807bc <twi_set_speed+0x38>
			ckdiv++;
   807dc:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
   807de:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807e0:	2aff      	cmp	r2, #255	; 0xff
   807e2:	d9eb      	bls.n	807bc <twi_set_speed+0x38>
   807e4:	2906      	cmp	r1, #6
   807e6:	d9f9      	bls.n	807dc <twi_set_speed+0x58>
   807e8:	e7e8      	b.n	807bc <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   807ea:	0049      	lsls	r1, r1, #1
   807ec:	fbb2 f2f1 	udiv	r2, r2, r1
   807f0:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807f2:	2aff      	cmp	r2, #255	; 0xff
   807f4:	d911      	bls.n	8081a <twi_set_speed+0x96>
   807f6:	2300      	movs	r3, #0
			ckdiv++;
   807f8:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
   807fa:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   807fc:	2aff      	cmp	r2, #255	; 0xff
   807fe:	d901      	bls.n	80804 <twi_set_speed+0x80>
   80800:	2b07      	cmp	r3, #7
   80802:	d1f9      	bne.n	807f8 <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80804:	0211      	lsls	r1, r2, #8
   80806:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
   80808:	041b      	lsls	r3, r3, #16
   8080a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8080e:	430b      	orrs	r3, r1
   80810:	b2d2      	uxtb	r2, r2
   80812:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80814:	6102      	str	r2, [r0, #16]
	return PASS;
   80816:	2000      	movs	r0, #0
   80818:	4770      	bx	lr
	uint32_t ckdiv = 0;
   8081a:	2300      	movs	r3, #0
   8081c:	e7f2      	b.n	80804 <twi_set_speed+0x80>
		return FAIL;
   8081e:	2001      	movs	r0, #1
   80820:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80822:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
   80824:	bf88      	it	hi
   80826:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80828:	d8d8      	bhi.n	807dc <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
   8082a:	2100      	movs	r1, #0
   8082c:	e7c6      	b.n	807bc <twi_set_speed+0x38>
   8082e:	bf00      	nop
   80830:	00061a80 	.word	0x00061a80
   80834:	057619f1 	.word	0x057619f1
   80838:	3ffd1200 	.word	0x3ffd1200

0008083c <twi_master_init>:
{
   8083c:	b538      	push	{r3, r4, r5, lr}
   8083e:	4604      	mov	r4, r0
   80840:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
   80842:	f04f 33ff 	mov.w	r3, #4294967295
   80846:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
   80848:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   8084a:	2380      	movs	r3, #128	; 0x80
   8084c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   8084e:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80850:	2308      	movs	r3, #8
   80852:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80854:	2320      	movs	r3, #32
   80856:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
   80858:	2304      	movs	r3, #4
   8085a:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   8085c:	680a      	ldr	r2, [r1, #0]
   8085e:	6849      	ldr	r1, [r1, #4]
   80860:	4b05      	ldr	r3, [pc, #20]	; (80878 <twi_master_init+0x3c>)
   80862:	4798      	blx	r3
   80864:	2801      	cmp	r0, #1
   80866:	bf14      	ite	ne
   80868:	2000      	movne	r0, #0
   8086a:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
   8086c:	7a6b      	ldrb	r3, [r5, #9]
   8086e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80870:	bf04      	itt	eq
   80872:	2340      	moveq	r3, #64	; 0x40
   80874:	6023      	streq	r3, [r4, #0]
}
   80876:	bd38      	pop	{r3, r4, r5, pc}
   80878:	00080785 	.word	0x00080785

0008087c <twi_mk_addr>:
	if (len == 0)
   8087c:	460a      	mov	r2, r1
   8087e:	b159      	cbz	r1, 80898 <twi_mk_addr+0x1c>
	val = addr[0];
   80880:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
   80882:	2901      	cmp	r1, #1
		val |= addr[1];
   80884:	bfc4      	itt	gt
   80886:	7841      	ldrbgt	r1, [r0, #1]
   80888:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
   8088c:	2a02      	cmp	r2, #2
   8088e:	dd04      	ble.n	8089a <twi_mk_addr+0x1e>
		val |= addr[2];
   80890:	7882      	ldrb	r2, [r0, #2]
   80892:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   80896:	e000      	b.n	8089a <twi_mk_addr+0x1e>
		return 0;
   80898:	2300      	movs	r3, #0
}
   8089a:	4618      	mov	r0, r3
   8089c:	4770      	bx	lr
	...

000808a0 <twi_master_read>:
{
   808a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
   808a2:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
   808a4:	2c00      	cmp	r4, #0
   808a6:	d04f      	beq.n	80948 <twi_master_read+0xa8>
   808a8:	460b      	mov	r3, r1
   808aa:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
   808ac:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
   808ae:	2000      	movs	r0, #0
   808b0:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   808b2:	684a      	ldr	r2, [r1, #4]
   808b4:	0212      	lsls	r2, r2, #8
   808b6:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   808ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   808be:	7c09      	ldrb	r1, [r1, #16]
   808c0:	0409      	lsls	r1, r1, #16
   808c2:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   808c6:	430a      	orrs	r2, r1
   808c8:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
   808ca:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   808cc:	6859      	ldr	r1, [r3, #4]
   808ce:	4618      	mov	r0, r3
   808d0:	4b22      	ldr	r3, [pc, #136]	; (8095c <twi_master_read+0xbc>)
   808d2:	4798      	blx	r3
   808d4:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
   808d6:	2c01      	cmp	r4, #1
   808d8:	d00f      	beq.n	808fa <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
   808da:	2301      	movs	r3, #1
   808dc:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
   808de:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
   808e0:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   808e2:	f413 7f80 	tst.w	r3, #256	; 0x100
   808e6:	d136      	bne.n	80956 <twi_master_read+0xb6>
   808e8:	f643 2197 	movw	r1, #14999	; 0x3a97
		timeout = TWI_TIMEOUT;
   808ec:	f643 2798 	movw	r7, #15000	; 0x3a98
		if (!(status & TWI_SR_RXRDY)) {
   808f0:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
   808f4:	f04f 0c02 	mov.w	ip, #2
   808f8:	e019      	b.n	8092e <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   808fa:	2303      	movs	r3, #3
   808fc:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
   808fe:	2001      	movs	r0, #1
   80900:	e7ee      	b.n	808e0 <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
   80902:	460a      	mov	r2, r1
   80904:	4670      	mov	r0, lr
   80906:	e00c      	b.n	80922 <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
   80908:	b908      	cbnz	r0, 8090e <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
   8090a:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
   8090e:	f013 0f02 	tst.w	r3, #2
   80912:	d0f6      	beq.n	80902 <twi_master_read+0x62>
   80914:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
   80916:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80918:	7033      	strb	r3, [r6, #0]
		cnt--;
   8091a:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
   8091c:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
   8091e:	463a      	mov	r2, r7
	while (cnt > 0) {
   80920:	b164      	cbz	r4, 8093c <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
   80922:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
   80924:	f413 7f80 	tst.w	r3, #256	; 0x100
   80928:	d111      	bne.n	8094e <twi_master_read+0xae>
		if (!timeout--) {
   8092a:	1e51      	subs	r1, r2, #1
   8092c:	b18a      	cbz	r2, 80952 <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
   8092e:	2c01      	cmp	r4, #1
   80930:	d0ea      	beq.n	80908 <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
   80932:	f013 0f02 	tst.w	r3, #2
   80936:	d1ee      	bne.n	80916 <twi_master_read+0x76>
   80938:	460a      	mov	r2, r1
   8093a:	e7f1      	b.n	80920 <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8093c:	6a2b      	ldr	r3, [r5, #32]
   8093e:	f013 0f01 	tst.w	r3, #1
   80942:	d0fb      	beq.n	8093c <twi_master_read+0x9c>
	p_twi->TWI_SR;
   80944:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
   80946:	e000      	b.n	8094a <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
   80948:	2401      	movs	r4, #1
}
   8094a:	4620      	mov	r0, r4
   8094c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
   8094e:	2405      	movs	r4, #5
   80950:	e7fb      	b.n	8094a <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
   80952:	2409      	movs	r4, #9
   80954:	e7f9      	b.n	8094a <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
   80956:	2405      	movs	r4, #5
   80958:	e7f7      	b.n	8094a <twi_master_read+0xaa>
   8095a:	bf00      	nop
   8095c:	0008087d 	.word	0x0008087d

00080960 <twi_master_write>:
{
   80960:	b570      	push	{r4, r5, r6, lr}
	uint32_t cnt = p_packet->length;
   80962:	68cd      	ldr	r5, [r1, #12]
	if (cnt == 0) {
   80964:	2d00      	cmp	r5, #0
   80966:	d035      	beq.n	809d4 <twi_master_write+0x74>
   80968:	460b      	mov	r3, r1
   8096a:	4604      	mov	r4, r0
	uint8_t *buffer = p_packet->buffer;
   8096c:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
   8096e:	2000      	movs	r0, #0
   80970:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80972:	7c0a      	ldrb	r2, [r1, #16]
   80974:	0412      	lsls	r2, r2, #16
   80976:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   8097a:	6849      	ldr	r1, [r1, #4]
   8097c:	0209      	lsls	r1, r1, #8
   8097e:	f401 7140 	and.w	r1, r1, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80982:	430a      	orrs	r2, r1
   80984:	6062      	str	r2, [r4, #4]
	p_twi->TWI_IADR = 0;
   80986:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80988:	6859      	ldr	r1, [r3, #4]
   8098a:	4618      	mov	r0, r3
   8098c:	4b15      	ldr	r3, [pc, #84]	; (809e4 <twi_master_write+0x84>)
   8098e:	4798      	blx	r3
   80990:	60e0      	str	r0, [r4, #12]
		status = p_twi->TWI_SR;
   80992:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   80994:	f413 7f80 	tst.w	r3, #256	; 0x100
   80998:	d006      	beq.n	809a8 <twi_master_write+0x48>
			return TWI_RECEIVE_NACK;
   8099a:	2505      	movs	r5, #5
   8099c:	e01b      	b.n	809d6 <twi_master_write+0x76>
	while (cnt > 0) {
   8099e:	b15d      	cbz	r5, 809b8 <twi_master_write+0x58>
		status = p_twi->TWI_SR;
   809a0:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809a2:	f413 7f80 	tst.w	r3, #256	; 0x100
   809a6:	d118      	bne.n	809da <twi_master_write+0x7a>
		if (!(status & TWI_SR_TXRDY)) {
   809a8:	f013 0f04 	tst.w	r3, #4
   809ac:	d0f7      	beq.n	8099e <twi_master_write+0x3e>
		p_twi->TWI_THR = *buffer++;
   809ae:	7833      	ldrb	r3, [r6, #0]
   809b0:	6363      	str	r3, [r4, #52]	; 0x34
		cnt--;
   809b2:	3d01      	subs	r5, #1
		p_twi->TWI_THR = *buffer++;
   809b4:	3601      	adds	r6, #1
   809b6:	e7f2      	b.n	8099e <twi_master_write+0x3e>
		status = p_twi->TWI_SR;
   809b8:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
   809ba:	f413 7f80 	tst.w	r3, #256	; 0x100
   809be:	d10e      	bne.n	809de <twi_master_write+0x7e>
		if (status & TWI_SR_TXRDY) {
   809c0:	f013 0f04 	tst.w	r3, #4
   809c4:	d0f8      	beq.n	809b8 <twi_master_write+0x58>
	p_twi->TWI_CR = TWI_CR_STOP;
   809c6:	2302      	movs	r3, #2
   809c8:	6023      	str	r3, [r4, #0]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   809ca:	6a23      	ldr	r3, [r4, #32]
   809cc:	f013 0f01 	tst.w	r3, #1
   809d0:	d0fb      	beq.n	809ca <twi_master_write+0x6a>
   809d2:	e000      	b.n	809d6 <twi_master_write+0x76>
		return TWI_INVALID_ARGUMENT;
   809d4:	2501      	movs	r5, #1
}
   809d6:	4628      	mov	r0, r5
   809d8:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
   809da:	2505      	movs	r5, #5
   809dc:	e7fb      	b.n	809d6 <twi_master_write+0x76>
			return TWI_RECEIVE_NACK;
   809de:	2505      	movs	r5, #5
   809e0:	e7f9      	b.n	809d6 <twi_master_write+0x76>
   809e2:	bf00      	nop
   809e4:	0008087d 	.word	0x0008087d

000809e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   809e8:	e7fe      	b.n	809e8 <Dummy_Handler>
	...

000809ec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   809ec:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   809ee:	4b1c      	ldr	r3, [pc, #112]	; (80a60 <Reset_Handler+0x74>)
   809f0:	4a1c      	ldr	r2, [pc, #112]	; (80a64 <Reset_Handler+0x78>)
   809f2:	429a      	cmp	r2, r3
   809f4:	d010      	beq.n	80a18 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   809f6:	4b1c      	ldr	r3, [pc, #112]	; (80a68 <Reset_Handler+0x7c>)
   809f8:	4a19      	ldr	r2, [pc, #100]	; (80a60 <Reset_Handler+0x74>)
   809fa:	429a      	cmp	r2, r3
   809fc:	d20c      	bcs.n	80a18 <Reset_Handler+0x2c>
   809fe:	3b01      	subs	r3, #1
   80a00:	1a9b      	subs	r3, r3, r2
   80a02:	f023 0303 	bic.w	r3, r3, #3
   80a06:	3304      	adds	r3, #4
   80a08:	4413      	add	r3, r2
   80a0a:	4916      	ldr	r1, [pc, #88]	; (80a64 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80a0c:	f851 0b04 	ldr.w	r0, [r1], #4
   80a10:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80a14:	429a      	cmp	r2, r3
   80a16:	d1f9      	bne.n	80a0c <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a18:	4b14      	ldr	r3, [pc, #80]	; (80a6c <Reset_Handler+0x80>)
   80a1a:	4a15      	ldr	r2, [pc, #84]	; (80a70 <Reset_Handler+0x84>)
   80a1c:	429a      	cmp	r2, r3
   80a1e:	d20a      	bcs.n	80a36 <Reset_Handler+0x4a>
   80a20:	3b01      	subs	r3, #1
   80a22:	1a9b      	subs	r3, r3, r2
   80a24:	f023 0303 	bic.w	r3, r3, #3
   80a28:	3304      	adds	r3, #4
   80a2a:	4413      	add	r3, r2
		*pDest++ = 0;
   80a2c:	2100      	movs	r1, #0
   80a2e:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80a32:	4293      	cmp	r3, r2
   80a34:	d1fb      	bne.n	80a2e <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80a36:	4b0f      	ldr	r3, [pc, #60]	; (80a74 <Reset_Handler+0x88>)
   80a38:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a3c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a40:	490d      	ldr	r1, [pc, #52]	; (80a78 <Reset_Handler+0x8c>)
   80a42:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a44:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a4c:	d203      	bcs.n	80a56 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a4e:	688b      	ldr	r3, [r1, #8]
   80a50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a54:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80a56:	4b09      	ldr	r3, [pc, #36]	; (80a7c <Reset_Handler+0x90>)
   80a58:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a5a:	4b09      	ldr	r3, [pc, #36]	; (80a80 <Reset_Handler+0x94>)
   80a5c:	4798      	blx	r3
   80a5e:	e7fe      	b.n	80a5e <Reset_Handler+0x72>
   80a60:	20070000 	.word	0x20070000
   80a64:	00084570 	.word	0x00084570
   80a68:	20070970 	.word	0x20070970
   80a6c:	2007240c 	.word	0x2007240c
   80a70:	20070970 	.word	0x20070970
   80a74:	00080000 	.word	0x00080000
   80a78:	e000ed00 	.word	0xe000ed00
   80a7c:	00083abd 	.word	0x00083abd
   80a80:	00082e11 	.word	0x00082e11

00080a84 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80a84:	4b3d      	ldr	r3, [pc, #244]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a88:	f003 0303 	and.w	r3, r3, #3
   80a8c:	2b03      	cmp	r3, #3
   80a8e:	d80e      	bhi.n	80aae <SystemCoreClockUpdate+0x2a>
   80a90:	e8df f003 	tbb	[pc, r3]
   80a94:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80a98:	4b39      	ldr	r3, [pc, #228]	; (80b80 <SystemCoreClockUpdate+0xfc>)
   80a9a:	695b      	ldr	r3, [r3, #20]
   80a9c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80aa0:	bf14      	ite	ne
   80aa2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80aa6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80aaa:	4b36      	ldr	r3, [pc, #216]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80aac:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80aae:	4b33      	ldr	r3, [pc, #204]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ab2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ab6:	2b70      	cmp	r3, #112	; 0x70
   80ab8:	d057      	beq.n	80b6a <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80aba:	4b30      	ldr	r3, [pc, #192]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80abc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80abe:	4931      	ldr	r1, [pc, #196]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ac0:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80ac4:	680b      	ldr	r3, [r1, #0]
   80ac6:	40d3      	lsrs	r3, r2
   80ac8:	600b      	str	r3, [r1, #0]
   80aca:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80acc:	4b2b      	ldr	r3, [pc, #172]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ace:	6a1b      	ldr	r3, [r3, #32]
   80ad0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ad4:	d003      	beq.n	80ade <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ad6:	4a2c      	ldr	r2, [pc, #176]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80ad8:	4b2a      	ldr	r3, [pc, #168]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ada:	601a      	str	r2, [r3, #0]
   80adc:	e7e7      	b.n	80aae <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ade:	4a2b      	ldr	r2, [pc, #172]	; (80b8c <SystemCoreClockUpdate+0x108>)
   80ae0:	4b28      	ldr	r3, [pc, #160]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80ae2:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ae4:	4b25      	ldr	r3, [pc, #148]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80ae6:	6a1b      	ldr	r3, [r3, #32]
   80ae8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80aec:	2b10      	cmp	r3, #16
   80aee:	d005      	beq.n	80afc <SystemCoreClockUpdate+0x78>
   80af0:	2b20      	cmp	r3, #32
   80af2:	d1dc      	bne.n	80aae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80af4:	4a24      	ldr	r2, [pc, #144]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80af6:	4b23      	ldr	r3, [pc, #140]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80af8:	601a      	str	r2, [r3, #0]
				break;
   80afa:	e7d8      	b.n	80aae <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80afc:	4a24      	ldr	r2, [pc, #144]	; (80b90 <SystemCoreClockUpdate+0x10c>)
   80afe:	4b21      	ldr	r3, [pc, #132]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b00:	601a      	str	r2, [r3, #0]
				break;
   80b02:	e7d4      	b.n	80aae <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b04:	4b1d      	ldr	r3, [pc, #116]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b06:	6a1b      	ldr	r3, [r3, #32]
   80b08:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b0c:	d00c      	beq.n	80b28 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b0e:	4a1e      	ldr	r2, [pc, #120]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80b10:	4b1c      	ldr	r3, [pc, #112]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b12:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80b14:	4b19      	ldr	r3, [pc, #100]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b18:	f003 0303 	and.w	r3, r3, #3
   80b1c:	2b02      	cmp	r3, #2
   80b1e:	d016      	beq.n	80b4e <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b20:	4a1c      	ldr	r2, [pc, #112]	; (80b94 <SystemCoreClockUpdate+0x110>)
   80b22:	4b18      	ldr	r3, [pc, #96]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b24:	601a      	str	r2, [r3, #0]
   80b26:	e7c2      	b.n	80aae <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b28:	4a18      	ldr	r2, [pc, #96]	; (80b8c <SystemCoreClockUpdate+0x108>)
   80b2a:	4b16      	ldr	r3, [pc, #88]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b2c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b2e:	4b13      	ldr	r3, [pc, #76]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b30:	6a1b      	ldr	r3, [r3, #32]
   80b32:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b36:	2b10      	cmp	r3, #16
   80b38:	d005      	beq.n	80b46 <SystemCoreClockUpdate+0xc2>
   80b3a:	2b20      	cmp	r3, #32
   80b3c:	d1ea      	bne.n	80b14 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80b3e:	4a12      	ldr	r2, [pc, #72]	; (80b88 <SystemCoreClockUpdate+0x104>)
   80b40:	4b10      	ldr	r3, [pc, #64]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b42:	601a      	str	r2, [r3, #0]
				break;
   80b44:	e7e6      	b.n	80b14 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80b46:	4a12      	ldr	r2, [pc, #72]	; (80b90 <SystemCoreClockUpdate+0x10c>)
   80b48:	4b0e      	ldr	r3, [pc, #56]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b4a:	601a      	str	r2, [r3, #0]
				break;
   80b4c:	e7e2      	b.n	80b14 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b4e:	4a0b      	ldr	r2, [pc, #44]	; (80b7c <SystemCoreClockUpdate+0xf8>)
   80b50:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b52:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b54:	480b      	ldr	r0, [pc, #44]	; (80b84 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b56:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80b5a:	6803      	ldr	r3, [r0, #0]
   80b5c:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b60:	b2d2      	uxtb	r2, r2
   80b62:	fbb3 f3f2 	udiv	r3, r3, r2
   80b66:	6003      	str	r3, [r0, #0]
   80b68:	e7a1      	b.n	80aae <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80b6a:	4a06      	ldr	r2, [pc, #24]	; (80b84 <SystemCoreClockUpdate+0x100>)
   80b6c:	6813      	ldr	r3, [r2, #0]
   80b6e:	490a      	ldr	r1, [pc, #40]	; (80b98 <SystemCoreClockUpdate+0x114>)
   80b70:	fba1 1303 	umull	r1, r3, r1, r3
   80b74:	085b      	lsrs	r3, r3, #1
   80b76:	6013      	str	r3, [r2, #0]
   80b78:	4770      	bx	lr
   80b7a:	bf00      	nop
   80b7c:	400e0600 	.word	0x400e0600
   80b80:	400e1a10 	.word	0x400e1a10
   80b84:	2007012c 	.word	0x2007012c
   80b88:	00b71b00 	.word	0x00b71b00
   80b8c:	003d0900 	.word	0x003d0900
   80b90:	007a1200 	.word	0x007a1200
   80b94:	0e4e1c00 	.word	0x0e4e1c00
   80b98:	aaaaaaab 	.word	0xaaaaaaab

00080b9c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80b9c:	4b0a      	ldr	r3, [pc, #40]	; (80bc8 <_sbrk+0x2c>)
   80b9e:	681b      	ldr	r3, [r3, #0]
   80ba0:	b153      	cbz	r3, 80bb8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   80ba2:	4b09      	ldr	r3, [pc, #36]	; (80bc8 <_sbrk+0x2c>)
   80ba4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80ba6:	181a      	adds	r2, r3, r0
   80ba8:	4908      	ldr	r1, [pc, #32]	; (80bcc <_sbrk+0x30>)
   80baa:	4291      	cmp	r1, r2
   80bac:	db08      	blt.n	80bc0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   80bae:	4610      	mov	r0, r2
   80bb0:	4a05      	ldr	r2, [pc, #20]	; (80bc8 <_sbrk+0x2c>)
   80bb2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80bb4:	4618      	mov	r0, r3
   80bb6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   80bb8:	4a05      	ldr	r2, [pc, #20]	; (80bd0 <_sbrk+0x34>)
   80bba:	4b03      	ldr	r3, [pc, #12]	; (80bc8 <_sbrk+0x2c>)
   80bbc:	601a      	str	r2, [r3, #0]
   80bbe:	e7f0      	b.n	80ba2 <_sbrk+0x6>
		return (caddr_t) -1;	
   80bc0:	f04f 30ff 	mov.w	r0, #4294967295
}
   80bc4:	4770      	bx	lr
   80bc6:	bf00      	nop
   80bc8:	2007098c 	.word	0x2007098c
   80bcc:	20087ffc 	.word	0x20087ffc
   80bd0:	20074410 	.word	0x20074410

00080bd4 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80bd4:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80bd6:	2025      	movs	r0, #37	; 0x25
   80bd8:	4b19      	ldr	r3, [pc, #100]	; (80c40 <adc_initialize+0x6c>)
   80bda:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80bdc:	4c19      	ldr	r4, [pc, #100]	; (80c44 <adc_initialize+0x70>)
   80bde:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80be2:	4a19      	ldr	r2, [pc, #100]	; (80c48 <adc_initialize+0x74>)
   80be4:	4919      	ldr	r1, [pc, #100]	; (80c4c <adc_initialize+0x78>)
   80be6:	4620      	mov	r0, r4
   80be8:	4d19      	ldr	r5, [pc, #100]	; (80c50 <adc_initialize+0x7c>)
   80bea:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80bec:	2301      	movs	r3, #1
   80bee:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80bf2:	4619      	mov	r1, r3
   80bf4:	4620      	mov	r0, r4
   80bf6:	4d17      	ldr	r5, [pc, #92]	; (80c54 <adc_initialize+0x80>)
   80bf8:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80bfa:	2110      	movs	r1, #16
   80bfc:	4620      	mov	r0, r4
   80bfe:	4b16      	ldr	r3, [pc, #88]	; (80c58 <adc_initialize+0x84>)
   80c00:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80c02:	2200      	movs	r2, #0
   80c04:	4611      	mov	r1, r2
   80c06:	4620      	mov	r0, r4
   80c08:	4b14      	ldr	r3, [pc, #80]	; (80c5c <adc_initialize+0x88>)
   80c0a:	4798      	blx	r3
	adc_enable_tag(ADC);
   80c0c:	4620      	mov	r0, r4
   80c0e:	4b14      	ldr	r3, [pc, #80]	; (80c60 <adc_initialize+0x8c>)
   80c10:	4798      	blx	r3
   80c12:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80c14:	4e13      	ldr	r6, [pc, #76]	; (80c64 <adc_initialize+0x90>)
   80c16:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c18:	4c13      	ldr	r4, [pc, #76]	; (80c68 <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80c1a:	4d14      	ldr	r5, [pc, #80]	; (80c6c <adc_initialize+0x98>)
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80c1c:	b2d9      	uxtb	r1, r3
   80c1e:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80c20:	bf98      	it	ls
   80c22:	54f2      	strbls	r2, [r6, r3]
			AdcData[i][j] = 0;
   80c24:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80c28:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80c2c:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80c30:	804a      	strh	r2, [r1, #2]
   80c32:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80c34:	54ea      	strb	r2, [r5, r3]
   80c36:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80c38:	2b0f      	cmp	r3, #15
   80c3a:	d1ef      	bne.n	80c1c <adc_initialize+0x48>
	}

	
}
   80c3c:	bd70      	pop	{r4, r5, r6, pc}
   80c3e:	bf00      	nop
   80c40:	000806f9 	.word	0x000806f9
   80c44:	400c0000 	.word	0x400c0000
   80c48:	000f4240 	.word	0x000f4240
   80c4c:	0a037a00 	.word	0x0a037a00
   80c50:	00080279 	.word	0x00080279
   80c54:	000802cb 	.word	0x000802cb
   80c58:	000802ad 	.word	0x000802ad
   80c5c:	000802bd 	.word	0x000802bd
   80c60:	000802f7 	.word	0x000802f7
   80c64:	20071f3c 	.word	0x20071f3c
   80c68:	20071a2c 	.word	0x20071a2c
   80c6c:	20071a9c 	.word	0x20071a9c

00080c70 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80c70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c74:	468a      	mov	sl, r1
   80c76:	4693      	mov	fp, r2
   80c78:	4681      	mov	r9, r0
   80c7a:	f100 0807 	add.w	r8, r0, #7
   80c7e:	4604      	mov	r4, r0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c80:	4f0d      	ldr	r7, [pc, #52]	; (80cb8 <adc_turn_on_multiple_channels+0x48>)
   80c82:	4e0e      	ldr	r6, [pc, #56]	; (80cbc <adc_turn_on_multiple_channels+0x4c>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c84:	4d0e      	ldr	r5, [pc, #56]	; (80cc0 <adc_turn_on_multiple_channels+0x50>)
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c86:	7821      	ldrb	r1, [r4, #0]
   80c88:	4638      	mov	r0, r7
   80c8a:	47b0      	blx	r6
   80c8c:	eba4 0309 	sub.w	r3, r4, r9
		AdcChannels[i] = ChannelNumber[i];	
   80c90:	f814 2b01 	ldrb.w	r2, [r4], #1
   80c94:	54ea      	strb	r2, [r5, r3]
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80c96:	4544      	cmp	r4, r8
   80c98:	d1f5      	bne.n	80c86 <adc_turn_on_multiple_channels+0x16>
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80c9a:	f1ba 0f00 	cmp.w	sl, #0
   80c9e:	d101      	bne.n	80ca4 <adc_turn_on_multiple_channels+0x34>
   80ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80ca4:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80ca8:	4803      	ldr	r0, [pc, #12]	; (80cb8 <adc_turn_on_multiple_channels+0x48>)
   80caa:	4b06      	ldr	r3, [pc, #24]	; (80cc4 <adc_turn_on_multiple_channels+0x54>)
   80cac:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80cae:	4659      	mov	r1, fp
   80cb0:	2025      	movs	r0, #37	; 0x25
   80cb2:	4b05      	ldr	r3, [pc, #20]	; (80cc8 <adc_turn_on_multiple_channels+0x58>)
   80cb4:	4798      	blx	r3
	}
}
   80cb6:	e7f3      	b.n	80ca0 <adc_turn_on_multiple_channels+0x30>
   80cb8:	400c0000 	.word	0x400c0000
   80cbc:	000802ed 	.word	0x000802ed
   80cc0:	20071f3c 	.word	0x20071f3c
   80cc4:	00080301 	.word	0x00080301
   80cc8:	000817e5 	.word	0x000817e5

00080ccc <ADC_Handler>:

void ADC_Handler(void)
{
   80ccc:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80cce:	4b0f      	ldr	r3, [pc, #60]	; (80d0c <ADC_Handler+0x40>)
   80cd0:	6a1b      	ldr	r3, [r3, #32]
   80cd2:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80cd4:	0b19      	lsrs	r1, r3, #12
   80cd6:	480e      	ldr	r0, [pc, #56]	; (80d10 <ADC_Handler+0x44>)
   80cd8:	5c42      	ldrb	r2, [r0, r1]
   80cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80cde:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   80ce2:	4422      	add	r2, r4
   80ce4:	4c0b      	ldr	r4, [pc, #44]	; (80d14 <ADC_Handler+0x48>)
   80ce6:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80cea:	5c43      	ldrb	r3, [r0, r1]
   80cec:	3301      	adds	r3, #1
   80cee:	4a0a      	ldr	r2, [pc, #40]	; (80d18 <ADC_Handler+0x4c>)
   80cf0:	fb82 4203 	smull	r4, r2, r2, r3
   80cf4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80cf8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80cfc:	1a9b      	subs	r3, r3, r2
   80cfe:	b2db      	uxtb	r3, r3
   80d00:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80d02:	2201      	movs	r2, #1
   80d04:	4b05      	ldr	r3, [pc, #20]	; (80d1c <ADC_Handler+0x50>)
   80d06:	701a      	strb	r2, [r3, #0]
   80d08:	bc10      	pop	{r4}
   80d0a:	4770      	bx	lr
   80d0c:	400c0000 	.word	0x400c0000
   80d10:	20071a9c 	.word	0x20071a9c
   80d14:	20071a2c 	.word	0x20071a2c
   80d18:	55555556 	.word	0x55555556
   80d1c:	20071f38 	.word	0x20071f38

00080d20 <decoders_tach_event>:
// 		}
}

// The idea is to look two cycles beforhand for each cylinder
void decoders_tach_event(uint8_t CurrentCrankTooth, uint32_t CurrentCrankToothCounter)
{
   80d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d24:	b085      	sub	sp, #20
   80d26:	4680      	mov	r8, r0
   80d28:	4689      	mov	r9, r1
	// Choose a cylinder to configure
	uint8_t NrCylinderDividedByTwo =  engine_config2.NrCylinders / 2;
   80d2a:	4a6c      	ldr	r2, [pc, #432]	; (80edc <decoders_tach_event+0x1bc>)
   80d2c:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80d30:	496b      	ldr	r1, [pc, #428]	; (80ee0 <decoders_tach_event+0x1c0>)
   80d32:	7809      	ldrb	r1, [r1, #0]
   80d34:	486b      	ldr	r0, [pc, #428]	; (80ee4 <decoders_tach_event+0x1c4>)
   80d36:	7807      	ldrb	r7, [r0, #0]
   80d38:	b2ff      	uxtb	r7, r7
	uint32_t CylinderOffset = CamSignalFlag * (NrCylinderDividedByTwo); // Represent first bank or second bank
   80d3a:	486b      	ldr	r0, [pc, #428]	; (80ee8 <decoders_tach_event+0x1c8>)
   80d3c:	7800      	ldrb	r0, [r0, #0]
   80d3e:	095b      	lsrs	r3, r3, #5
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80d40:	eba8 0101 	sub.w	r1, r8, r1
   80d44:	fb91 f1f7 	sdiv	r1, r1, r7
	uint32_t InjIndex = TachEventNumber + CylinderOffset;						// Represents current cylinder tdc or 720
   80d48:	fb00 1703 	mla	r7, r0, r3, r1
	uint32_t IgnIndex = (TachEventNumber + CylinderOffset + NrCylinderDividedByTwo) % (engine_config2.NrCylinders); // Calculate cylinder after 360 
   80d4c:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
   80d50:	0909      	lsrs	r1, r1, #4
   80d52:	443b      	add	r3, r7
   80d54:	fbb3 f0f1 	udiv	r0, r3, r1
   80d58:	fb01 3310 	mls	r3, r1, r0, r3
	// TODO: CHOOSE CYLINDER ACCORDING TO FIRING ORDER
	struct cylinder_ *InjCylEvent = &cylinder[engine_config2.FiringOrder[InjIndex]]; // Next cylinder to calculate injection parameters for (720 from current position)
   80d5c:	19d1      	adds	r1, r2, r7
   80d5e:	f891 5042 	ldrb.w	r5, [r1, #66]	; 0x42
   80d62:	b2e9      	uxtb	r1, r5
   80d64:	9100      	str	r1, [sp, #0]
	struct cylinder_ *IgnCylEvent = &cylinder[engine_config2.FiringOrder[IgnIndex]]; // Next cylinder to calculate ignition parameters for (360 from current position) TODO: Check if dwell time is longer than max rpm time then calculate 720 before
   80d66:	441a      	add	r2, r3
   80d68:	f892 3042 	ldrb.w	r3, [r2, #66]	; 0x42
	
	if (isDebug)
   80d6c:	4b5f      	ldr	r3, [pc, #380]	; (80eec <decoders_tach_event+0x1cc>)
   80d6e:	681b      	ldr	r3, [r3, #0]
   80d70:	b11b      	cbz	r3, 80d7a <decoders_tach_event+0x5a>
	{
		DebugCounter++;
   80d72:	4a5f      	ldr	r2, [pc, #380]	; (80ef0 <decoders_tach_event+0x1d0>)
   80d74:	6813      	ldr	r3, [r2, #0]
   80d76:	3301      	adds	r3, #1
   80d78:	6013      	str	r3, [r2, #0]
// 		uart_print_string("IgnIndex: "); uart_print_int(IgnIndex); uart_new_line();
 		}
	}

	// Injection timing calculations, OFF means turn output off and ON is output on
	uint32_t PulseWidth = fuelcalc_pulsewidth() + InjectorOpenTime; // Hundreds of nanoseconds (1 = 0.1 s)
   80d7a:	4b5e      	ldr	r3, [pc, #376]	; (80ef4 <decoders_tach_event+0x1d4>)
   80d7c:	4798      	blx	r3
   80d7e:	4b5e      	ldr	r3, [pc, #376]	; (80ef8 <decoders_tach_event+0x1d8>)
   80d80:	881b      	ldrh	r3, [r3, #0]
   80d82:	b29b      	uxth	r3, r3
   80d84:	eb03 0b00 	add.w	fp, r3, r0
	// Degrees are calculated from current crank position(some cylinder TDC), for example 390.0 is one cycle beforehand and 330.0 before next TDC 
	uint16_t InjDegOFF = engine_config2.InjAng[InjIndex] * 10 + CRANK_DEGREE_RESOLUTION; // configured injector closing angle
   80d88:	f107 0310 	add.w	r3, r7, #16
   80d8c:	4a53      	ldr	r2, [pc, #332]	; (80edc <decoders_tach_event+0x1bc>)
   80d8e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   80d92:	88dc      	ldrh	r4, [r3, #6]
   80d94:	b2a4      	uxth	r4, r4
   80d96:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   80d9a:	0064      	lsls	r4, r4, #1
   80d9c:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
   80da0:	b2a4      	uxth	r4, r4
	int16_t InjDegON = InjDegOFF - math_convert_pulsewidth_to_crank_degrees(PulseWidth);
   80da2:	4658      	mov	r0, fp
   80da4:	4b55      	ldr	r3, [pc, #340]	; (80efc <decoders_tach_event+0x1dc>)
   80da6:	4798      	blx	r3
   80da8:	1a26      	subs	r6, r4, r0
   80daa:	b236      	sxth	r6, r6
   80dac:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
		// TODO: TURN THE INJECTOR ON
		// PROBABLY SET SOME FLAG OR SOME
	}
	
	// The number of teeths are calculated
	uint16_t InjTeethsOFF = math_convert_degree_to_teeth_count(InjDegOFF); // OFF means when to turn off the injector
   80db0:	4620      	mov	r0, r4
   80db2:	f8df a164 	ldr.w	sl, [pc, #356]	; 80f18 <decoders_tach_event+0x1f8>
   80db6:	47d0      	blx	sl
   80db8:	4605      	mov	r5, r0
	uint16_t InjTeethsON = math_convert_degree_to_teeth_count(InjDegON); // ON means when to turn on the injector
   80dba:	b2b0      	uxth	r0, r6
   80dbc:	47d0      	blx	sl
   80dbe:	4682      	mov	sl, r0
	//uint16_t InjTeethsON = InjTeethsOFF - (math_convert_pulsewidth_to_teeth_count(PulseWidth + InjectorOpenTime) + 1); // 1 is because it floors the calculation and it is better to get always scaled one up since it is also timer dependant
	
	// The event tooth is found according to the delay teeths calculated above, here are missing tooth counts skipped and taken into account for timers
	uint32_t InjEventToothOFF = CurrentCrankToothCounter, InjEventToothON = CurrentCrankToothCounter; // Copying values to different register, to be able to manipulate the values without changing CurrentCrankToothCounter
   80dc0:	f8cd 900c 	str.w	r9, [sp, #12]
   80dc4:	f8cd 9008 	str.w	r9, [sp, #8]
	uint32_t NrOfMissingTeethsAtEventOFF = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &InjEventToothOFF, InjTeethsOFF);
   80dc8:	fa1f f888 	uxth.w	r8, r8
   80dcc:	b2aa      	uxth	r2, r5
   80dce:	a903      	add	r1, sp, #12
   80dd0:	4640      	mov	r0, r8
   80dd2:	f8df 9148 	ldr.w	r9, [pc, #328]	; 80f1c <decoders_tach_event+0x1fc>
   80dd6:	47c8      	blx	r9
   80dd8:	4605      	mov	r5, r0
	uint32_t NrOfMissingTeethsAtEventON = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &InjEventToothON, InjTeethsON);
   80dda:	fa1f f28a 	uxth.w	r2, sl
   80dde:	a902      	add	r1, sp, #8
   80de0:	4640      	mov	r0, r8
   80de2:	47c8      	blx	r9
   80de4:	9001      	str	r0, [sp, #4]
	
	// Load the event tooth to the according cylinder struct
	InjCylEvent->InjToothOff = InjEventToothOFF;
   80de6:	9903      	ldr	r1, [sp, #12]
   80de8:	9b00      	ldr	r3, [sp, #0]
   80dea:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   80dee:	4a44      	ldr	r2, [pc, #272]	; (80f00 <decoders_tach_event+0x1e0>)
   80df0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80df4:	6219      	str	r1, [r3, #32]
	InjCylEvent->InjToothOn = InjEventToothON;
   80df6:	9a02      	ldr	r2, [sp, #8]
   80df8:	61da      	str	r2, [r3, #28]
	
	if (InjCylEvent->InjToothOn == InjCylEvent->InjToothOff)
   80dfa:	4291      	cmp	r1, r2
   80dfc:	d060      	beq.n	80ec0 <decoders_tach_event+0x1a0>
		InjCylEvent->InjEventOnSameTooth = TRUE;
	}
	
	// The number of counts for the timer is calculated here (which is enabled after the EventTooth)
	// If the event is at the last tooth before missing tooth, and if it is applicable it is added to the counts of the timer
	uint32_t TimerTurnOffDegreeAfterTooth = InjDegOFF % CrankToothDegreeInterval; 
   80dfe:	4841      	ldr	r0, [pc, #260]	; (80f04 <decoders_tach_event+0x1e4>)
   80e00:	6802      	ldr	r2, [r0, #0]
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e02:	f8d0 a000 	ldr.w	sl, [r0]
	InjCylEvent->InjCntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e06:	f8df 9118 	ldr.w	r9, [pc, #280]	; 80f20 <decoders_tach_event+0x200>
   80e0a:	f8d9 1000 	ldr.w	r1, [r9]
   80e0e:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80f24 <decoders_tach_event+0x204>
   80e12:	f898 c00f 	ldrb.w	ip, [r8, #15]
   80e16:	9b00      	ldr	r3, [sp, #0]
   80e18:	ebc3 1e03 	rsb	lr, r3, r3, lsl #4
   80e1c:	4b38      	ldr	r3, [pc, #224]	; (80f00 <decoders_tach_event+0x1e0>)
   80e1e:	eb03 0e8e 	add.w	lr, r3, lr, lsl #2
	uint32_t TimerTurnOffDegreeAfterTooth = InjDegOFF % CrankToothDegreeInterval; 
   80e22:	fbb4 f3f2 	udiv	r3, r4, r2
   80e26:	fb02 4313 	mls	r3, r2, r3, r4
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e2a:	2264      	movs	r2, #100	; 0x64
   80e2c:	fb02 f303 	mul.w	r3, r2, r3
   80e30:	fbb3 f3fa 	udiv	r3, r3, sl
	InjCylEvent->InjCntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e34:	fb02 3305 	mla	r3, r2, r5, r3
   80e38:	fb01 f103 	mul.w	r1, r1, r3
   80e3c:	fb0c fc02 	mul.w	ip, ip, r2
   80e40:	fbb1 f1fc 	udiv	r1, r1, ip
   80e44:	f8ce 1018 	str.w	r1, [lr, #24]
	
	uint32_t TimerTurnOnDegreeAfterTooth = InjDegON % CrankToothDegreeInterval;
   80e48:	6801      	ldr	r1, [r0, #0]
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e4a:	f8d0 c000 	ldr.w	ip, [r0]
	InjCylEvent->InjCntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e4e:	f8d9 3000 	ldr.w	r3, [r9]
   80e52:	f898 800f 	ldrb.w	r8, [r8, #15]
	uint32_t TimerTurnOnDegreeAfterTooth = InjDegON % CrankToothDegreeInterval;
   80e56:	fbb6 f0f1 	udiv	r0, r6, r1
   80e5a:	fb01 6010 	mls	r0, r1, r0, r6
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e5e:	fb02 f000 	mul.w	r0, r2, r0
   80e62:	fbb0 f0fc 	udiv	r0, r0, ip
	InjCylEvent->InjCntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e66:	9901      	ldr	r1, [sp, #4]
   80e68:	fb02 0001 	mla	r0, r2, r1, r0
   80e6c:	fb03 f300 	mul.w	r3, r3, r0
   80e70:	fb08 f202 	mul.w	r2, r8, r2
   80e74:	fbb3 f3f2 	udiv	r3, r3, r2
   80e78:	f8ce 3014 	str.w	r3, [lr, #20]

	if (isDebug)
   80e7c:	4b1b      	ldr	r3, [pc, #108]	; (80eec <decoders_tach_event+0x1cc>)
   80e7e:	681b      	ldr	r3, [r3, #0]
   80e80:	b193      	cbz	r3, 80ea8 <decoders_tach_event+0x188>
	{
		if (DebugCounter == 101)
   80e82:	4b1b      	ldr	r3, [pc, #108]	; (80ef0 <decoders_tach_event+0x1d0>)
   80e84:	681b      	ldr	r3, [r3, #0]
   80e86:	2b65      	cmp	r3, #101	; 0x65
   80e88:	d024      	beq.n	80ed4 <decoders_tach_event+0x1b4>
// 		uart_print_string("NrOfMissingTeethsAtEventON: "); uart_print_int(NrOfMissingTeethsAtEventON); uart_new_line();
// 		uart_print_string("cylinder[InjIndex].InjToothOff: "); uart_print_int(cylinder[InjIndex].InjToothOff); uart_new_line();
// 		uart_print_string("cylinder[InjIndex].InjToothOn: "); uart_print_int(cylinder[InjIndex].InjToothOn); uart_new_line();
 		DebugCounter = 0;
		}
		debug_cylinder[InjIndex].InjTargetTurnOffDegree = InjDegOFF;
   80e8a:	4b1f      	ldr	r3, [pc, #124]	; (80f08 <decoders_tach_event+0x1e8>)
   80e8c:	eb03 1747 	add.w	r7, r3, r7, lsl #5
   80e90:	613c      	str	r4, [r7, #16]
		debug_cylinder[InjIndex].InjTargetPulseWidth = PulseWidth;
   80e92:	f8c7 b00c 	str.w	fp, [r7, #12]
		debug_cylinder[InjIndex].InjRealTimeCalcCount = InjCylEvent->Tc_channel->TC_CV;
   80e96:	9b00      	ldr	r3, [sp, #0]
   80e98:	ebc3 1503 	rsb	r5, r3, r3, lsl #4
   80e9c:	4b18      	ldr	r3, [pc, #96]	; (80f00 <decoders_tach_event+0x1e0>)
   80e9e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
   80ea2:	6bab      	ldr	r3, [r5, #56]	; 0x38
   80ea4:	691b      	ldr	r3, [r3, #16]
   80ea6:	61fb      	str	r3, [r7, #28]
	}

	// Ignition timing calculations
	uint32_t IgnDeg = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 10);
   80ea8:	4b18      	ldr	r3, [pc, #96]	; (80f0c <decoders_tach_event+0x1ec>)
   80eaa:	89d8      	ldrh	r0, [r3, #14]
   80eac:	8899      	ldrh	r1, [r3, #4]
   80eae:	230a      	movs	r3, #10
   80eb0:	4a17      	ldr	r2, [pc, #92]	; (80f10 <decoders_tach_event+0x1f0>)
   80eb2:	b289      	uxth	r1, r1
   80eb4:	b280      	uxth	r0, r0
   80eb6:	4c17      	ldr	r4, [pc, #92]	; (80f14 <decoders_tach_event+0x1f4>)
   80eb8:	47a0      	blx	r4

}
   80eba:	b005      	add	sp, #20
   80ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		InjCylEvent->InjEventOnSameTooth = TRUE;
   80ec0:	9b00      	ldr	r3, [sp, #0]
   80ec2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   80ec6:	4a0e      	ldr	r2, [pc, #56]	; (80f00 <decoders_tach_event+0x1e0>)
   80ec8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ecc:	2201      	movs	r2, #1
   80ece:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
   80ed2:	e794      	b.n	80dfe <decoders_tach_event+0xde>
 		DebugCounter = 0;
   80ed4:	2200      	movs	r2, #0
   80ed6:	4b06      	ldr	r3, [pc, #24]	; (80ef0 <decoders_tach_event+0x1d0>)
   80ed8:	601a      	str	r2, [r3, #0]
   80eda:	e7d6      	b.n	80e8a <decoders_tach_event+0x16a>
   80edc:	200710e4 	.word	0x200710e4
   80ee0:	20071a2a 	.word	0x20071a2a
   80ee4:	200723fa 	.word	0x200723fa
   80ee8:	20071f30 	.word	0x20071f30
   80eec:	20071ed0 	.word	0x20071ed0
   80ef0:	20070a28 	.word	0x20070a28
   80ef4:	00081211 	.word	0x00081211
   80ef8:	200709c6 	.word	0x200709c6
   80efc:	00081e35 	.word	0x00081e35
   80f00:	20070e34 	.word	0x20070e34
   80f04:	20071f2c 	.word	0x20071f2c
   80f08:	200715a4 	.word	0x200715a4
   80f0c:	20071574 	.word	0x20071574
   80f10:	20071f1c 	.word	0x20071f1c
   80f14:	00081c9d 	.word	0x00081c9d
   80f18:	00081e11 	.word	0x00081e11
   80f1c:	00081e69 	.word	0x00081e69
   80f20:	200709d8 	.word	0x200709d8
   80f24:	20071130 	.word	0x20071130

00080f28 <decoders_crank_primary>:
{	
   80f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1))) // New Cycle event (Missing tooth have passed the sensor)
   80f2c:	4b40      	ldr	r3, [pc, #256]	; (81030 <decoders_crank_primary+0x108>)
   80f2e:	681b      	ldr	r3, [r3, #0]
   80f30:	4a40      	ldr	r2, [pc, #256]	; (81034 <decoders_crank_primary+0x10c>)
   80f32:	6812      	ldr	r2, [r2, #0]
   80f34:	085b      	lsrs	r3, r3, #1
   80f36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80f3a:	4293      	cmp	r3, r2
   80f3c:	d312      	bcc.n	80f64 <decoders_crank_primary+0x3c>
	uint8_t tempCrankTooth = CrankTooth;
   80f3e:	4b3e      	ldr	r3, [pc, #248]	; (81038 <decoders_crank_primary+0x110>)
   80f40:	7818      	ldrb	r0, [r3, #0]
   80f42:	b2c0      	uxtb	r0, r0
	uint32_t tempCrankToothCounter = CrankToothCounter;
   80f44:	4b3d      	ldr	r3, [pc, #244]	; (8103c <decoders_crank_primary+0x114>)
   80f46:	6819      	ldr	r1, [r3, #0]
	int16_t tempCalc = (tempCrankTooth - TachEventDelayTeeths);
   80f48:	4b3d      	ldr	r3, [pc, #244]	; (81040 <decoders_crank_primary+0x118>)
   80f4a:	781a      	ldrb	r2, [r3, #0]
	if (tempCalc % TachPulse == 0) // TODO:  Counteract if the tach event is at the missing tooth
   80f4c:	4b3d      	ldr	r3, [pc, #244]	; (81044 <decoders_crank_primary+0x11c>)
   80f4e:	781b      	ldrb	r3, [r3, #0]
   80f50:	b2db      	uxtb	r3, r3
   80f52:	1a82      	subs	r2, r0, r2
   80f54:	fb92 f4f3 	sdiv	r4, r2, r3
   80f58:	fb03 2314 	mls	r3, r3, r4, r2
   80f5c:	2b00      	cmp	r3, #0
   80f5e:	d05e      	beq.n	8101e <decoders_crank_primary+0xf6>
   80f60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		CrankNewCycleFlag = TRUE;
   80f64:	2301      	movs	r3, #1
   80f66:	4a38      	ldr	r2, [pc, #224]	; (81048 <decoders_crank_primary+0x120>)
   80f68:	7013      	strb	r3, [r2, #0]
		debug_cylinder[0].RealTimeCycleNr++;
   80f6a:	4a38      	ldr	r2, [pc, #224]	; (8104c <decoders_crank_primary+0x124>)
   80f6c:	6811      	ldr	r1, [r2, #0]
   80f6e:	4419      	add	r1, r3
   80f70:	6011      	str	r1, [r2, #0]
		debug_cylinder[1].RealTimeCycleNr++;
   80f72:	6a11      	ldr	r1, [r2, #32]
   80f74:	4419      	add	r1, r3
   80f76:	6211      	str	r1, [r2, #32]
		debug_cylinder[2].RealTimeCycleNr++;
   80f78:	6c11      	ldr	r1, [r2, #64]	; 0x40
   80f7a:	4419      	add	r1, r3
   80f7c:	6411      	str	r1, [r2, #64]	; 0x40
		debug_cylinder[3].RealTimeCycleNr++;
   80f7e:	6e11      	ldr	r1, [r2, #96]	; 0x60
   80f80:	4419      	add	r1, r3
   80f82:	6611      	str	r1, [r2, #96]	; 0x60
		CrankTooth = 0;
   80f84:	2600      	movs	r6, #0
   80f86:	4a2c      	ldr	r2, [pc, #176]	; (81038 <decoders_crank_primary+0x110>)
   80f88:	7016      	strb	r6, [r2, #0]
		CamSignalFlag ^= TRUE;
   80f8a:	4931      	ldr	r1, [pc, #196]	; (81050 <decoders_crank_primary+0x128>)
   80f8c:	780a      	ldrb	r2, [r1, #0]
   80f8e:	405a      	eors	r2, r3
   80f90:	700a      	strb	r2, [r1, #0]
		IgnitionDegree = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 1);
   80f92:	4c30      	ldr	r4, [pc, #192]	; (81054 <decoders_crank_primary+0x12c>)
   80f94:	89e0      	ldrh	r0, [r4, #14]
   80f96:	88a1      	ldrh	r1, [r4, #4]
   80f98:	4a2f      	ldr	r2, [pc, #188]	; (81058 <decoders_crank_primary+0x130>)
   80f9a:	b289      	uxth	r1, r1
   80f9c:	b280      	uxth	r0, r0
   80f9e:	4d2f      	ldr	r5, [pc, #188]	; (8105c <decoders_crank_primary+0x134>)
   80fa0:	47a8      	blx	r5
   80fa2:	4d2f      	ldr	r5, [pc, #188]	; (81060 <decoders_crank_primary+0x138>)
   80fa4:	8028      	strh	r0, [r5, #0]
		DwellDegree = IgnitionDegree + igncalc_dwell_degree();
   80fa6:	4b2f      	ldr	r3, [pc, #188]	; (81064 <decoders_crank_primary+0x13c>)
   80fa8:	4798      	blx	r3
   80faa:	882b      	ldrh	r3, [r5, #0]
   80fac:	4418      	add	r0, r3
   80fae:	b280      	uxth	r0, r0
   80fb0:	4f2d      	ldr	r7, [pc, #180]	; (81068 <decoders_crank_primary+0x140>)
   80fb2:	8038      	strh	r0, [r7, #0]
		DwellSecondTach = igncalc_ign_time_teeth(DwellDegree);
   80fb4:	8838      	ldrh	r0, [r7, #0]
   80fb6:	b280      	uxth	r0, r0
   80fb8:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8109c <decoders_crank_primary+0x174>
   80fbc:	47c0      	blx	r8
   80fbe:	b2c0      	uxtb	r0, r0
   80fc0:	4b2a      	ldr	r3, [pc, #168]	; (8106c <decoders_crank_primary+0x144>)
   80fc2:	7018      	strb	r0, [r3, #0]
		DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fc4:	8838      	ldrh	r0, [r7, #0]
   80fc6:	b280      	uxth	r0, r0
   80fc8:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 810a0 <decoders_crank_primary+0x178>
   80fcc:	47c8      	blx	r9
// Ignition timing correction.  
// The 0 is at the middle of the tooth and calculations are done at the edge of every tooth.
// This function corrects the calculations by shifting the tach degree (0 and 180 in this case) to the middle of the tooth
uint32_t decoders_tooth_degree_correction(void)
{
	return CrankPrevCycleCounts/4;
   80fce:	4f18      	ldr	r7, [pc, #96]	; (81030 <decoders_crank_primary+0x108>)
   80fd0:	683b      	ldr	r3, [r7, #0]
		DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fd2:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80fd6:	4b26      	ldr	r3, [pc, #152]	; (81070 <decoders_crank_primary+0x148>)
   80fd8:	6018      	str	r0, [r3, #0]
		CrankSecondTach = igncalc_ign_time_teeth(IgnitionDegree);
   80fda:	8828      	ldrh	r0, [r5, #0]
   80fdc:	b280      	uxth	r0, r0
   80fde:	47c0      	blx	r8
   80fe0:	b2c0      	uxtb	r0, r0
   80fe2:	4b24      	ldr	r3, [pc, #144]	; (81074 <decoders_crank_primary+0x14c>)
   80fe4:	7018      	strb	r0, [r3, #0]
		CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80fe6:	8828      	ldrh	r0, [r5, #0]
   80fe8:	b280      	uxth	r0, r0
   80fea:	47c8      	blx	r9
	return CrankPrevCycleCounts/4;
   80fec:	683b      	ldr	r3, [r7, #0]
		CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80fee:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80ff2:	4b21      	ldr	r3, [pc, #132]	; (81078 <decoders_crank_primary+0x150>)
   80ff4:	6018      	str	r0, [r3, #0]
		uint32_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankRevCounts;
   80ff6:	4d21      	ldr	r5, [pc, #132]	; (8107c <decoders_crank_primary+0x154>)
   80ff8:	682a      	ldr	r2, [r5, #0]
   80ffa:	4b21      	ldr	r3, [pc, #132]	; (81080 <decoders_crank_primary+0x158>)
   80ffc:	fbb3 f3f2 	udiv	r3, r3, r2
		engine_realtime.Rpm = (uint16_t)CalcRpm;
   81000:	b29b      	uxth	r3, r3
   81002:	81e3      	strh	r3, [r4, #14]
		engine_realtime.PulseWidth = fuelcalc_pulsewidth() / 1000; // REMEMBER TO REMOVE !!!!!
   81004:	4b1f      	ldr	r3, [pc, #124]	; (81084 <decoders_crank_primary+0x15c>)
   81006:	4798      	blx	r3
   81008:	4b1f      	ldr	r3, [pc, #124]	; (81088 <decoders_crank_primary+0x160>)
   8100a:	fba3 3000 	umull	r3, r0, r3, r0
   8100e:	f3c0 1087 	ubfx	r0, r0, #6, #8
   81012:	7560      	strb	r0, [r4, #21]
		LastCrankRevCounts = CrankRevCounts;
   81014:	682a      	ldr	r2, [r5, #0]
   81016:	4b1d      	ldr	r3, [pc, #116]	; (8108c <decoders_crank_primary+0x164>)
   81018:	601a      	str	r2, [r3, #0]
		CrankRevCounts = 0;
   8101a:	602e      	str	r6, [r5, #0]
   8101c:	e78f      	b.n	80f3e <decoders_crank_primary+0x16>
		decoders_tach_event(tempCrankTooth, tempCrankToothCounter);
   8101e:	4b1c      	ldr	r3, [pc, #112]	; (81090 <decoders_crank_primary+0x168>)
   81020:	4798      	blx	r3
		global_toggle_pin(PIOC, IGN5_OUT);
   81022:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   81026:	481b      	ldr	r0, [pc, #108]	; (81094 <decoders_crank_primary+0x16c>)
   81028:	4b1b      	ldr	r3, [pc, #108]	; (81098 <decoders_crank_primary+0x170>)
   8102a:	4798      	blx	r3
}
   8102c:	e798      	b.n	80f60 <decoders_crank_primary+0x38>
   8102e:	bf00      	nop
   81030:	200723ec 	.word	0x200723ec
   81034:	20070a2c 	.word	0x20070a2c
   81038:	20072345 	.word	0x20072345
   8103c:	20071f34 	.word	0x20071f34
   81040:	20071a2a 	.word	0x20071a2a
   81044:	200723fa 	.word	0x200723fa
   81048:	20071eb3 	.word	0x20071eb3
   8104c:	200715a4 	.word	0x200715a4
   81050:	20071f30 	.word	0x20071f30
   81054:	20071574 	.word	0x20071574
   81058:	20071f1c 	.word	0x20071f1c
   8105c:	00081c9d 	.word	0x00081c9d
   81060:	200709c4 	.word	0x200709c4
   81064:	00081769 	.word	0x00081769
   81068:	20072400 	.word	0x20072400
   8106c:	20071624 	.word	0x20071624
   81070:	20071ec8 	.word	0x20071ec8
   81074:	20071a98 	.word	0x20071a98
   81078:	20071a94 	.word	0x20071a94
   8107c:	200709e0 	.word	0x200709e0
   81080:	09634260 	.word	0x09634260
   81084:	00081211 	.word	0x00081211
   81088:	10624dd3 	.word	0x10624dd3
   8108c:	200709d8 	.word	0x200709d8
   81090:	00080d21 	.word	0x00080d21
   81094:	400e1200 	.word	0x400e1200
   81098:	00081671 	.word	0x00081671
   8109c:	0008167d 	.word	0x0008167d
   810a0:	000816b1 	.word	0x000816b1

000810a4 <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   810a4:	b500      	push	{lr}
   810a6:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   810a8:	2017      	movs	r0, #23
   810aa:	4b10      	ldr	r3, [pc, #64]	; (810ec <eeprom_init+0x48>)
   810ac:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   810ae:	4b10      	ldr	r3, [pc, #64]	; (810f0 <eeprom_init+0x4c>)
   810b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   810b4:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   810b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   810ba:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   810bc:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   810be:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   810c0:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810c2:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   810c6:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   810c8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810ca:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   810ce:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   810d0:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   810d2:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   810d4:	4b07      	ldr	r3, [pc, #28]	; (810f4 <eeprom_init+0x50>)
   810d6:	9301      	str	r3, [sp, #4]
   810d8:	4b07      	ldr	r3, [pc, #28]	; (810f8 <eeprom_init+0x54>)
   810da:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   810dc:	a901      	add	r1, sp, #4
   810de:	4807      	ldr	r0, [pc, #28]	; (810fc <eeprom_init+0x58>)
   810e0:	4b07      	ldr	r3, [pc, #28]	; (81100 <eeprom_init+0x5c>)
   810e2:	4798      	blx	r3
 }
   810e4:	b005      	add	sp, #20
   810e6:	f85d fb04 	ldr.w	pc, [sp], #4
   810ea:	bf00      	nop
   810ec:	000806f9 	.word	0x000806f9
   810f0:	400e1000 	.word	0x400e1000
   810f4:	0501bd00 	.word	0x0501bd00
   810f8:	00061a80 	.word	0x00061a80
   810fc:	40090000 	.word	0x40090000
   81100:	0008083d 	.word	0x0008083d

00081104 <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   81104:	b5f0      	push	{r4, r5, r6, r7, lr}
   81106:	b083      	sub	sp, #12
   81108:	4607      	mov	r7, r0
	uint8_t result = 0;
   8110a:	ad02      	add	r5, sp, #8
   8110c:	2300      	movs	r3, #0
   8110e:	f805 3d01 	strb.w	r3, [r5, #-1]!
   81112:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   81114:	4e0d      	ldr	r6, [pc, #52]	; (8114c <eeprom_read_byte+0x48>)
   81116:	4629      	mov	r1, r5
   81118:	4638      	mov	r0, r7
   8111a:	47b0      	blx	r6
   8111c:	f010 0f01 	tst.w	r0, #1
   81120:	d011      	beq.n	81146 <eeprom_read_byte+0x42>
   81122:	1e63      	subs	r3, r4, #1
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   81124:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   81128:	d1f5      	bne.n	81116 <eeprom_read_byte+0x12>
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   8112a:	4d09      	ldr	r5, [pc, #36]	; (81150 <eeprom_read_byte+0x4c>)
   8112c:	2401      	movs	r4, #1
   8112e:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   81130:	4808      	ldr	r0, [pc, #32]	; (81154 <eeprom_read_byte+0x50>)
   81132:	4b09      	ldr	r3, [pc, #36]	; (81158 <eeprom_read_byte+0x54>)
   81134:	4798      	blx	r3
   81136:	7fe8      	ldrb	r0, [r5, #31]
   81138:	4b08      	ldr	r3, [pc, #32]	; (8115c <eeprom_read_byte+0x58>)
   8113a:	4798      	blx	r3
   8113c:	4b08      	ldr	r3, [pc, #32]	; (81160 <eeprom_read_byte+0x5c>)
   8113e:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   81140:	4620      	mov	r0, r4
}
   81142:	b003      	add	sp, #12
   81144:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return result;
   81146:	f89d 0007 	ldrb.w	r0, [sp, #7]
   8114a:	e7fa      	b.n	81142 <eeprom_read_byte+0x3e>
   8114c:	00080205 	.word	0x00080205
   81150:	20071574 	.word	0x20071574
   81154:	000843f8 	.word	0x000843f8
   81158:	00082cfd 	.word	0x00082cfd
   8115c:	00082c99 	.word	0x00082c99
   81160:	00082ced 	.word	0x00082ced

00081164 <fuelcalc_GammaEnrich>:
Warmup Enrichment
Afterstart Enrichment
                                                                     */
/************************************************************************/
uint16_t fuelcalc_GammaEnrich(void)
{
   81164:	b530      	push	{r4, r5, lr}
   81166:	b083      	sub	sp, #12
	uint16_t TotalEnrich = 100;
	uint8_t CoolantTemperature = engine_realtime.Clt;
   81168:	4b22      	ldr	r3, [pc, #136]	; (811f4 <fuelcalc_GammaEnrich+0x90>)
   8116a:	79da      	ldrb	r2, [r3, #7]
	// Calculate warm up enrichment
	TotalEnrich *= math_interpolation_vector(&engine_config2.WarmUpEnrichTemp ,&engine_config2.WarmUpEnrichPct, CoolantTemperature, 1, WARMUP_ENRICH_SIZE);
   8116c:	4c22      	ldr	r4, [pc, #136]	; (811f8 <fuelcalc_GammaEnrich+0x94>)
   8116e:	230a      	movs	r3, #10
   81170:	9300      	str	r3, [sp, #0]
   81172:	2301      	movs	r3, #1
   81174:	4621      	mov	r1, r4
   81176:	f104 000a 	add.w	r0, r4, #10
   8117a:	4d20      	ldr	r5, [pc, #128]	; (811fc <fuelcalc_GammaEnrich+0x98>)
   8117c:	47a8      	blx	r5
   8117e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81182:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81186:	0080      	lsls	r0, r0, #2
   81188:	b280      	uxth	r0, r0
	TotalEnrich /= 100;
   8118a:	4b1d      	ldr	r3, [pc, #116]	; (81200 <fuelcalc_GammaEnrich+0x9c>)
   8118c:	fba3 3000 	umull	r3, r0, r3, r0
   81190:	0940      	lsrs	r0, r0, #5

	// Calculate after start enrichment
	// TODO: Make more efficient way to add after start enrichment
	if (millis/MILLI_SEC < engine_config2.AfterStartEnrichSec)
   81192:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   81196:	b2db      	uxtb	r3, r3
   81198:	4a1a      	ldr	r2, [pc, #104]	; (81204 <fuelcalc_GammaEnrich+0xa0>)
   8119a:	6812      	ldr	r2, [r2, #0]
   8119c:	491a      	ldr	r1, [pc, #104]	; (81208 <fuelcalc_GammaEnrich+0xa4>)
   8119e:	fba1 1202 	umull	r1, r2, r1, r2
   811a2:	ebb3 1f92 	cmp.w	r3, r2, lsr #6
   811a6:	d909      	bls.n	811bc <fuelcalc_GammaEnrich+0x58>
   811a8:	3c02      	subs	r4, #2
	{
		TotalEnrich *= (100 + engine_config2.AfterStartEnrichPct);
   811aa:	7823      	ldrb	r3, [r4, #0]
   811ac:	3364      	adds	r3, #100	; 0x64
   811ae:	fb03 f000 	mul.w	r0, r3, r0
   811b2:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811b4:	4b12      	ldr	r3, [pc, #72]	; (81200 <fuelcalc_GammaEnrich+0x9c>)
   811b6:	fba3 3000 	umull	r3, r0, r3, r0
   811ba:	0940      	lsrs	r0, r0, #5
	}

	// Calculate cranking enrichment
	if (engine_config2.CrankingRpm * RPM_SCALER > engine_realtime.Rpm)
   811bc:	4b13      	ldr	r3, [pc, #76]	; (8120c <fuelcalc_GammaEnrich+0xa8>)
   811be:	7dda      	ldrb	r2, [r3, #23]
   811c0:	4b0c      	ldr	r3, [pc, #48]	; (811f4 <fuelcalc_GammaEnrich+0x90>)
   811c2:	89db      	ldrh	r3, [r3, #14]
   811c4:	b29b      	uxth	r3, r3
   811c6:	2164      	movs	r1, #100	; 0x64
   811c8:	fb02 f201 	mul.w	r2, r2, r1
   811cc:	429a      	cmp	r2, r3
   811ce:	dd09      	ble.n	811e4 <fuelcalc_GammaEnrich+0x80>
	{
		TotalEnrich *= (100 + engine_config2.CrankingEnrichPct);
   811d0:	4b0e      	ldr	r3, [pc, #56]	; (8120c <fuelcalc_GammaEnrich+0xa8>)
   811d2:	7d9b      	ldrb	r3, [r3, #22]
   811d4:	440b      	add	r3, r1
   811d6:	fb03 f000 	mul.w	r0, r3, r0
   811da:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811dc:	4b08      	ldr	r3, [pc, #32]	; (81200 <fuelcalc_GammaEnrich+0x9c>)
   811de:	fba3 3000 	umull	r3, r0, r3, r0
   811e2:	0940      	lsrs	r0, r0, #5
   811e4:	28ff      	cmp	r0, #255	; 0xff
   811e6:	bf28      	it	cs
   811e8:	20ff      	movcs	r0, #255	; 0xff
	if (TotalEnrich > 255)
	{
		TotalEnrich = 255;
	}
	
	engine_realtime.GammaEnrich = TotalEnrich;
   811ea:	b2c2      	uxtb	r2, r0
   811ec:	4b01      	ldr	r3, [pc, #4]	; (811f4 <fuelcalc_GammaEnrich+0x90>)
   811ee:	749a      	strb	r2, [r3, #18]
	return TotalEnrich;
   811f0:	b003      	add	sp, #12
   811f2:	bd30      	pop	{r4, r5, pc}
   811f4:	20071574 	.word	0x20071574
   811f8:	200710e6 	.word	0x200710e6
   811fc:	00081d81 	.word	0x00081d81
   81200:	51eb851f 	.word	0x51eb851f
   81204:	200723fc 	.word	0x200723fc
   81208:	10624dd3 	.word	0x10624dd3
   8120c:	200710e4 	.word	0x200710e4

00081210 <fuelcalc_pulsewidth>:
{
   81210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Rpm = engine_realtime.Rpm, Map = engine_realtime.Map;
   81214:	4f36      	ldr	r7, [pc, #216]	; (812f0 <fuelcalc_pulsewidth+0xe0>)
   81216:	89fe      	ldrh	r6, [r7, #14]
   81218:	b2b6      	uxth	r6, r6
   8121a:	88ba      	ldrh	r2, [r7, #4]
   8121c:	b294      	uxth	r4, r2
	int16_t Temperature = engine_realtime.Iat - TEMPERATURE_OFFSET;
   8121e:	79bd      	ldrb	r5, [r7, #6]
   81220:	b2ed      	uxtb	r5, r5
	uint16_t Ve = math_interpolation_array(Rpm, Map, &VE, 1);
   81222:	2301      	movs	r3, #1
   81224:	4a33      	ldr	r2, [pc, #204]	; (812f4 <fuelcalc_pulsewidth+0xe4>)
   81226:	4621      	mov	r1, r4
   81228:	4630      	mov	r0, r6
   8122a:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 81308 <fuelcalc_pulsewidth+0xf8>
   8122e:	47c8      	blx	r9
   81230:	4680      	mov	r8, r0
	engine_realtime.VeTarget = Ve;
   81232:	b2c3      	uxtb	r3, r0
   81234:	74fb      	strb	r3, [r7, #19]
	uint16_t Afr = math_interpolation_array(Rpm, Map, &AFR, 1);
   81236:	2301      	movs	r3, #1
   81238:	4a2f      	ldr	r2, [pc, #188]	; (812f8 <fuelcalc_pulsewidth+0xe8>)
   8123a:	4621      	mov	r1, r4
   8123c:	4630      	mov	r0, r6
   8123e:	47c8      	blx	r9
   81240:	4606      	mov	r6, r0
	engine_realtime.AfrTarget = Afr;
   81242:	b2c3      	uxtb	r3, r0
   81244:	753b      	strb	r3, [r7, #20]
	uint64_t Numerator = (uint64_t)Map * Ve * FUEL_CONST; 
   81246:	4a2d      	ldr	r2, [pc, #180]	; (812fc <fuelcalc_pulsewidth+0xec>)
   81248:	fba4 2302 	umull	r2, r3, r4, r2
   8124c:	fa1f f888 	uxth.w	r8, r8
   81250:	fba2 0108 	umull	r0, r1, r2, r8
   81254:	fb08 1103 	mla	r1, r8, r3, r1
   81258:	4c29      	ldr	r4, [pc, #164]	; (81300 <fuelcalc_pulsewidth+0xf0>)
   8125a:	f44f 7239 	mov.w	r2, #740	; 0x2e4
   8125e:	2300      	movs	r3, #0
   81260:	47a0      	blx	r4
   81262:	014f      	lsls	r7, r1, #5
   81264:	0142      	lsls	r2, r0, #5
   81266:	ea47 63d0 	orr.w	r3, r7, r0, lsr #27
   8126a:	1a12      	subs	r2, r2, r0
   8126c:	eb63 0301 	sbc.w	r3, r3, r1
   81270:	009f      	lsls	r7, r3, #2
   81272:	ea47 7792 	orr.w	r7, r7, r2, lsr #30
   81276:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   8127a:	eb10 000e 	adds.w	r0, r0, lr
   8127e:	4179      	adcs	r1, r7
   81280:	00cb      	lsls	r3, r1, #3
   81282:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   81286:	00c2      	lsls	r2, r0, #3
   81288:	4610      	mov	r0, r2
   8128a:	4619      	mov	r1, r3
   8128c:	f240 427c 	movw	r2, #1148	; 0x47c
   81290:	2300      	movs	r3, #0
   81292:	47a0      	blx	r4
   81294:	014f      	lsls	r7, r1, #5
   81296:	ea4f 1840 	mov.w	r8, r0, lsl #5
   8129a:	ea47 69d0 	orr.w	r9, r7, r0, lsr #27
   8129e:	ebb8 0800 	subs.w	r8, r8, r0
   812a2:	eb69 0901 	sbc.w	r9, r9, r1
   812a6:	ea4f 0389 	mov.w	r3, r9, lsl #2
   812aa:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
   812ae:	ea4f 0288 	mov.w	r2, r8, lsl #2
   812b2:	1880      	adds	r0, r0, r2
   812b4:	4159      	adcs	r1, r3
   812b6:	00cb      	lsls	r3, r1, #3
   812b8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   812bc:	00c2      	lsls	r2, r0, #3
   812be:	4610      	mov	r0, r2
   812c0:	4619      	mov	r1, r3
   812c2:	22c8      	movs	r2, #200	; 0xc8
   812c4:	2300      	movs	r3, #0
   812c6:	47a0      	blx	r4
	uint32_t Denominator = (uint32_t)Afr * (Temperature + 273);  
   812c8:	f105 02e9 	add.w	r2, r5, #233	; 0xe9
	uint64_t InjectorTime = Numerator / Denominator;
   812cc:	fb06 f202 	mul.w	r2, r6, r2
   812d0:	2300      	movs	r3, #0
   812d2:	47a0      	blx	r4
   812d4:	4605      	mov	r5, r0
   812d6:	460e      	mov	r6, r1
	uint16_t gammaEnrich = fuelcalc_GammaEnrich();
   812d8:	4b0a      	ldr	r3, [pc, #40]	; (81304 <fuelcalc_pulsewidth+0xf4>)
   812da:	4798      	blx	r3
	InjectorTime = (InjectorTime * gammaEnrich) /100;
   812dc:	b282      	uxth	r2, r0
   812de:	fba2 0105 	umull	r0, r1, r2, r5
   812e2:	fb02 1106 	mla	r1, r2, r6, r1
   812e6:	2264      	movs	r2, #100	; 0x64
   812e8:	2300      	movs	r3, #0
   812ea:	47a0      	blx	r4
}
   812ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   812f0:	20071574 	.word	0x20071574
   812f4:	20071014 	.word	0x20071014
   812f8:	20071eb4 	.word	0x20071eb4
   812fc:	02255100 	.word	0x02255100
   81300:	000837ad 	.word	0x000837ad
   81304:	00081165 	.word	0x00081165
   81308:	00081c9d 	.word	0x00081c9d

0008130c <cylinder_init>:
		*(debug_cylinder_pointer + i) = 0;
	cylinder_init();
}

void cylinder_init(void)
{
   8130c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81310:	b083      	sub	sp, #12
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81312:	4b5c      	ldr	r3, [pc, #368]	; (81484 <cylinder_init+0x178>)
   81314:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81318:	091b      	lsrs	r3, r3, #4
   8131a:	d04a      	beq.n	813b2 <cylinder_init+0xa6>
   8131c:	2500      	movs	r5, #0
   8131e:	462c      	mov	r4, r5
	{
		cylinder[i].IgnCntTimingOn = 0;
   81320:	4e59      	ldr	r6, [pc, #356]	; (81488 <cylinder_init+0x17c>)
		cylinder[i].InjCntTimingOff = 0;
		cylinder[i].InjToothOn = 0;
		cylinder[i].InjToothOff = 0;
		cylinder[i].InjEventPending = FALSE;
		cylinder[i].InjEventOnSameTooth = FALSE;
		cylinder[i].Ign_pio = PIOC;
   81322:	4f5a      	ldr	r7, [pc, #360]	; (8148c <cylinder_init+0x180>)
		cylinder[i].Inj_pio = PIOC;
		
		Tc *Timer;
		// Initialize timer
		if (i < 3) // TC0
			Timer = TC0;
   81324:	f8df 8180 	ldr.w	r8, [pc, #384]	; 814a8 <cylinder_init+0x19c>
   81328:	e025      	b.n	81376 <cylinder_init+0x6a>
   8132a:	4642      	mov	r2, r8
		else if (i < 6) // TC1
			Timer = TC1;
		else // TC2
			Timer = TC2;
		cylinder[i].Tc_channel = &Timer->TC_CHANNEL[i%3];
   8132c:	4b58      	ldr	r3, [pc, #352]	; (81490 <cylinder_init+0x184>)
   8132e:	fba3 1304 	umull	r1, r3, r3, r4
   81332:	085b      	lsrs	r3, r3, #1
   81334:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   81338:	1ae3      	subs	r3, r4, r3
   8133a:	b2db      	uxtb	r3, r3
   8133c:	eb02 1383 	add.w	r3, r2, r3, lsl #6
   81340:	ebc5 1205 	rsb	r2, r5, r5, lsl #4
   81344:	eb06 0282 	add.w	r2, r6, r2, lsl #2
   81348:	6393      	str	r3, [r2, #56]	; 0x38
		
		timer_init(CYLINDER_1_TIMER + i, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY + i);
   8134a:	4620      	mov	r0, r4
   8134c:	3401      	adds	r4, #1
   8134e:	b2e4      	uxtb	r4, r4
   81350:	4623      	mov	r3, r4
   81352:	221d      	movs	r2, #29
   81354:	f248 4102 	movw	r1, #33794	; 0x8402
   81358:	f8df 9150 	ldr.w	r9, [pc, #336]	; 814ac <cylinder_init+0x1a0>
   8135c:	47c8      	blx	r9
		
		debug_cylinder[i].RealTimeCylInstance = i + 1;
   8135e:	1c6a      	adds	r2, r5, #1
   81360:	4b4c      	ldr	r3, [pc, #304]	; (81494 <cylinder_init+0x188>)
   81362:	eb03 1545 	add.w	r5, r3, r5, lsl #5
   81366:	60aa      	str	r2, [r5, #8]
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81368:	4625      	mov	r5, r4
   8136a:	4b46      	ldr	r3, [pc, #280]	; (81484 <cylinder_init+0x178>)
   8136c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81370:	ebb4 1f13 	cmp.w	r4, r3, lsr #4
   81374:	da1d      	bge.n	813b2 <cylinder_init+0xa6>
		cylinder[i].IgnCntTimingOn = 0;
   81376:	ebc5 1105 	rsb	r1, r5, r5, lsl #4
   8137a:	eb06 0381 	add.w	r3, r6, r1, lsl #2
   8137e:	2200      	movs	r2, #0
   81380:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
		cylinder[i].IgnCntTimingOff = 0;
   81384:	605a      	str	r2, [r3, #4]
		cylinder[i].IgnToothOn = 0;
   81386:	609a      	str	r2, [r3, #8]
		cylinder[i].IgnToothOff = 0;
   81388:	60da      	str	r2, [r3, #12]
		cylinder[i].IgnEventPending = FALSE;
   8138a:	741a      	strb	r2, [r3, #16]
		cylinder[i].IgnEventOnSameTooth = FALSE;
   8138c:	745a      	strb	r2, [r3, #17]
		cylinder[i].InjCntTimingOn = 0;
   8138e:	615a      	str	r2, [r3, #20]
		cylinder[i].InjCntTimingOff = 0;
   81390:	619a      	str	r2, [r3, #24]
		cylinder[i].InjToothOn = 0;
   81392:	61da      	str	r2, [r3, #28]
		cylinder[i].InjToothOff = 0;
   81394:	621a      	str	r2, [r3, #32]
		cylinder[i].InjEventPending = FALSE;
   81396:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		cylinder[i].InjEventOnSameTooth = FALSE;
   8139a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		cylinder[i].Ign_pio = PIOC;
   8139e:	62df      	str	r7, [r3, #44]	; 0x2c
		cylinder[i].Inj_pio = PIOC;
   813a0:	635f      	str	r7, [r3, #52]	; 0x34
		if (i < 3) // TC0
   813a2:	2c02      	cmp	r4, #2
   813a4:	d9c1      	bls.n	8132a <cylinder_init+0x1e>
			Timer = TC2;
   813a6:	4a3c      	ldr	r2, [pc, #240]	; (81498 <cylinder_init+0x18c>)
   813a8:	4b3c      	ldr	r3, [pc, #240]	; (8149c <cylinder_init+0x190>)
   813aa:	2c05      	cmp	r4, #5
   813ac:	bf98      	it	ls
   813ae:	461a      	movls	r2, r3
   813b0:	e7bc      	b.n	8132c <cylinder_init+0x20>
	}
	cylinder[1].Inj_pio = PIOD; // Because the board developer did not thought it through :)
   813b2:	4b35      	ldr	r3, [pc, #212]	; (81488 <cylinder_init+0x17c>)
   813b4:	4a3a      	ldr	r2, [pc, #232]	; (814a0 <cylinder_init+0x194>)
   813b6:	671a      	str	r2, [r3, #112]	; 0x70
	cylinder[0].IgnOutputPin = IGN1_OUT;
   813b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   813bc:	629a      	str	r2, [r3, #40]	; 0x28
	cylinder[1].IgnOutputPin = IGN2_OUT;
   813be:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   813c2:	665a      	str	r2, [r3, #100]	; 0x64
	cylinder[2].IgnOutputPin = IGN3_OUT;
   813c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   813c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	cylinder[3].IgnOutputPin = IGN4_OUT;
   813cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   813d0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	cylinder[4].IgnOutputPin = IGN5_OUT;
   813d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   813d8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	cylinder[5].IgnOutputPin = IGN6_OUT;
   813dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   813e0:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	cylinder[6].IgnOutputPin = IGN7_OUT;
   813e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   813e8:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	cylinder[7].IgnOutputPin = IGN8_OUT;
   813ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   813f0:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	cylinder[0].InjOutputPin = INJ1_OUT;
   813f4:	2202      	movs	r2, #2
   813f6:	631a      	str	r2, [r3, #48]	; 0x30
	cylinder[1].InjOutputPin = INJ2_OUT;
   813f8:	2201      	movs	r2, #1
   813fa:	66da      	str	r2, [r3, #108]	; 0x6c
	cylinder[2].InjOutputPin = INJ3_OUT;
   813fc:	2208      	movs	r2, #8
   813fe:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	cylinder[3].InjOutputPin = INJ4_OUT;
   81402:	2220      	movs	r2, #32
   81404:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	cylinder[4].InjOutputPin = INJ5_OUT;
   81408:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8140c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	cylinder[5].InjOutputPin = INJ6_OUT;
   81410:	2280      	movs	r2, #128	; 0x80
   81412:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	cylinder[6].InjOutputPin = INJ7_OUT;
   81416:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8141a:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	cylinder[7].InjOutputPin = INJ8_OUT;
   8141e:	f44f 7200 	mov.w	r2, #512	; 0x200
   81422:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81426:	4b17      	ldr	r3, [pc, #92]	; (81484 <cylinder_init+0x178>)
   81428:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   8142c:	091b      	lsrs	r3, r3, #4
   8142e:	d026      	beq.n	8147e <cylinder_init+0x172>
   81430:	f04f 0b00 	mov.w	fp, #0
   81434:	465e      	mov	r6, fp
	{
		pio_set_output(cylinder[i].Ign_pio, cylinder[i].IgnOutputPin, LOW, FALSE, FALSE);
   81436:	f8df 8050 	ldr.w	r8, [pc, #80]	; 81488 <cylinder_init+0x17c>
   8143a:	4f1a      	ldr	r7, [pc, #104]	; (814a4 <cylinder_init+0x198>)
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8143c:	f8df 9044 	ldr.w	r9, [pc, #68]	; 81484 <cylinder_init+0x178>
		pio_set_output(cylinder[i].Ign_pio, cylinder[i].IgnOutputPin, LOW, FALSE, FALSE);
   81440:	ea4f 150b 	mov.w	r5, fp, lsl #4
   81444:	eba5 0a0b 	sub.w	sl, r5, fp
   81448:	eb08 0a8a 	add.w	sl, r8, sl, lsl #2
   8144c:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
   81450:	f8da 1028 	ldr.w	r1, [sl, #40]	; 0x28
   81454:	2400      	movs	r4, #0
   81456:	9400      	str	r4, [sp, #0]
   81458:	4623      	mov	r3, r4
   8145a:	4622      	mov	r2, r4
   8145c:	47b8      	blx	r7
		pio_set_output(cylinder[i].Inj_pio, cylinder[i].InjOutputPin, LOW, FALSE, FALSE);
   8145e:	f8da 0034 	ldr.w	r0, [sl, #52]	; 0x34
   81462:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
   81466:	9400      	str	r4, [sp, #0]
   81468:	4623      	mov	r3, r4
   8146a:	4622      	mov	r2, r4
   8146c:	47b8      	blx	r7
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8146e:	3601      	adds	r6, #1
   81470:	b2f6      	uxtb	r6, r6
   81472:	46b3      	mov	fp, r6
   81474:	f899 3036 	ldrb.w	r3, [r9, #54]	; 0x36
   81478:	ebb6 1f13 	cmp.w	r6, r3, lsr #4
   8147c:	dbe0      	blt.n	81440 <cylinder_init+0x134>
	}
}
   8147e:	b003      	add	sp, #12
   81480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81484:	200710e4 	.word	0x200710e4
   81488:	20070e34 	.word	0x20070e34
   8148c:	400e1200 	.word	0x400e1200
   81490:	aaaaaaab 	.word	0xaaaaaaab
   81494:	200715a4 	.word	0x200715a4
   81498:	40088000 	.word	0x40088000
   8149c:	40084000 	.word	0x40084000
   814a0:	400e1400 	.word	0x400e1400
   814a4:	0008047d 	.word	0x0008047d
   814a8:	40080000 	.word	0x40080000
   814ac:	00082105 	.word	0x00082105

000814b0 <global_init>:
{
   814b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	DebugCounter = 0;
   814b4:	2400      	movs	r4, #0
   814b6:	4b4b      	ldr	r3, [pc, #300]	; (815e4 <global_init+0x134>)
   814b8:	601c      	str	r4, [r3, #0]
	isDebug = 0;
   814ba:	4b4b      	ldr	r3, [pc, #300]	; (815e8 <global_init+0x138>)
   814bc:	601c      	str	r4, [r3, #0]
	GlobalTimerFreqADCScaler = 50;
   814be:	2232      	movs	r2, #50	; 0x32
   814c0:	4b4a      	ldr	r3, [pc, #296]	; (815ec <global_init+0x13c>)
   814c2:	801a      	strh	r2, [r3, #0]
	GlobalTimerFreqUARTScaler = 1;
   814c4:	2701      	movs	r7, #1
   814c6:	4b4a      	ldr	r3, [pc, #296]	; (815f0 <global_init+0x140>)
   814c8:	801f      	strh	r7, [r3, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   814ca:	4b4a      	ldr	r3, [pc, #296]	; (815f4 <global_init+0x144>)
   814cc:	801f      	strh	r7, [r3, #0]
	CrankCurrCycleCounts = 0;
   814ce:	4b4a      	ldr	r3, [pc, #296]	; (815f8 <global_init+0x148>)
   814d0:	601c      	str	r4, [r3, #0]
	CrankPrevCycleCounts = 0;
   814d2:	4b4a      	ldr	r3, [pc, #296]	; (815fc <global_init+0x14c>)
   814d4:	601c      	str	r4, [r3, #0]
	CamCurrCycleCounts = 0;
   814d6:	4b4a      	ldr	r3, [pc, #296]	; (81600 <global_init+0x150>)
   814d8:	601c      	str	r4, [r3, #0]
	CrankTimerCounts = 0;
   814da:	4b4a      	ldr	r3, [pc, #296]	; (81604 <global_init+0x154>)
   814dc:	601c      	str	r4, [r3, #0]
	CamTimerCounts = 0;
   814de:	4b4a      	ldr	r3, [pc, #296]	; (81608 <global_init+0x158>)
   814e0:	601c      	str	r4, [r3, #0]
	CrankTooth = 0;
   814e2:	4b4a      	ldr	r3, [pc, #296]	; (8160c <global_init+0x15c>)
   814e4:	701c      	strb	r4, [r3, #0]
	CrankToothCounter = 0;
   814e6:	4b4a      	ldr	r3, [pc, #296]	; (81610 <global_init+0x160>)
   814e8:	601c      	str	r4, [r3, #0]
	CrankSignalFlag = FALSE;
   814ea:	4b4a      	ldr	r3, [pc, #296]	; (81614 <global_init+0x164>)
   814ec:	701c      	strb	r4, [r3, #0]
	CamSignalFlag = FALSE;
   814ee:	4b4a      	ldr	r3, [pc, #296]	; (81618 <global_init+0x168>)
   814f0:	701c      	strb	r4, [r3, #0]
	CrankRevCounts = 0;
   814f2:	4b4a      	ldr	r3, [pc, #296]	; (8161c <global_init+0x16c>)
   814f4:	601c      	str	r4, [r3, #0]
	LastCrankRevCounts = 0;
   814f6:	4b4a      	ldr	r3, [pc, #296]	; (81620 <global_init+0x170>)
   814f8:	601c      	str	r4, [r3, #0]
	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   814fa:	4d4a      	ldr	r5, [pc, #296]	; (81624 <global_init+0x174>)
   814fc:	f241 3288 	movw	r2, #5000	; 0x1388
   81500:	214a      	movs	r1, #74	; 0x4a
   81502:	4628      	mov	r0, r5
   81504:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8166c <global_init+0x1bc>
   81508:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   8150a:	4e47      	ldr	r6, [pc, #284]	; (81628 <global_init+0x178>)
   8150c:	f241 4250 	movw	r2, #5200	; 0x1450
   81510:	2140      	movs	r1, #64	; 0x40
   81512:	4630      	mov	r0, r6
   81514:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   81516:	f241 5218 	movw	r2, #5400	; 0x1518
   8151a:	2140      	movs	r1, #64	; 0x40
   8151c:	4843      	ldr	r0, [pc, #268]	; (8162c <global_init+0x17c>)
   8151e:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   81520:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   81524:	2140      	movs	r1, #64	; 0x40
   81526:	4842      	ldr	r0, [pc, #264]	; (81630 <global_init+0x180>)
   81528:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   8152a:	f241 62a8 	movw	r2, #5800	; 0x16a8
   8152e:	21a0      	movs	r1, #160	; 0xa0
   81530:	4840      	ldr	r0, [pc, #256]	; (81634 <global_init+0x184>)
   81532:	47c0      	blx	r8
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   81534:	f241 7270 	movw	r2, #6000	; 0x1770
   81538:	21c0      	movs	r1, #192	; 0xc0
   8153a:	483f      	ldr	r0, [pc, #252]	; (81638 <global_init+0x188>)
   8153c:	47c0      	blx	r8
	TachEvents = engine_config2.NrCylinders / 2; // TODO: should be divided by one for two stroke
   8153e:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
   81542:	095b      	lsrs	r3, r3, #5
   81544:	493d      	ldr	r1, [pc, #244]	; (8163c <global_init+0x18c>)
   81546:	800b      	strh	r3, [r1, #0]
	TachPulse = engine_config4.TriggerTeethCount/TachEvents; // Calculate new RPM every half of the trigger wheel (24 tooths)
   81548:	7bf3      	ldrb	r3, [r6, #15]
   8154a:	b2db      	uxtb	r3, r3
   8154c:	880a      	ldrh	r2, [r1, #0]
   8154e:	b292      	uxth	r2, r2
   81550:	fb93 f3f2 	sdiv	r3, r3, r2
   81554:	4a3a      	ldr	r2, [pc, #232]	; (81640 <global_init+0x190>)
   81556:	7013      	strb	r3, [r2, #0]
	TachEventDelayTeeths = (engine_config4.TriggerTeethCount * engine_config4.TriggerAngle) / (360);
   81558:	7bf3      	ldrb	r3, [r6, #15]
   8155a:	8832      	ldrh	r2, [r6, #0]
   8155c:	b212      	sxth	r2, r2
   8155e:	fb03 f302 	mul.w	r3, r3, r2
   81562:	4a38      	ldr	r2, [pc, #224]	; (81644 <global_init+0x194>)
   81564:	fb82 0203 	smull	r0, r2, r2, r3
   81568:	441a      	add	r2, r3
   8156a:	17db      	asrs	r3, r3, #31
   8156c:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   81570:	b2db      	uxtb	r3, r3
   81572:	4a35      	ldr	r2, [pc, #212]	; (81648 <global_init+0x198>)
   81574:	7013      	strb	r3, [r2, #0]
	TachCrankDegreeInterval = 360 / TachEvents;
   81576:	880b      	ldrh	r3, [r1, #0]
   81578:	b29a      	uxth	r2, r3
   8157a:	f44f 73b4 	mov.w	r3, #360	; 0x168
   8157e:	fb93 f3f2 	sdiv	r3, r3, r2
   81582:	4a32      	ldr	r2, [pc, #200]	; (8164c <global_init+0x19c>)
   81584:	8013      	strh	r3, [r2, #0]
	CrankToothDegreeInterval = CRANK_DEGREE_RESOLUTION / engine_config4.TriggerTeethCount;
   81586:	7bf3      	ldrb	r3, [r6, #15]
   81588:	b2da      	uxtb	r2, r3
   8158a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   8158e:	fb93 f3f2 	sdiv	r3, r3, r2
   81592:	4a2f      	ldr	r2, [pc, #188]	; (81650 <global_init+0x1a0>)
   81594:	6013      	str	r3, [r2, #0]
	InjectorOpenTime = engine_config2.injOpen * 1000; // injOpen is in 100 of s, convert it to 100 of ns
   81596:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
   8159a:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   8159e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   815a2:	00db      	lsls	r3, r3, #3
   815a4:	b29b      	uxth	r3, r3
   815a6:	4a2b      	ldr	r2, [pc, #172]	; (81654 <global_init+0x1a4>)
   815a8:	8013      	strh	r3, [r2, #0]
	engine_config2.FiringOrder[0] = 1 - 1;
   815aa:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
	engine_config2.FiringOrder[1] = 2 - 1;
   815ae:	f885 7043 	strb.w	r7, [r5, #67]	; 0x43
	engine_config2.FiringOrder[2] = 4 - 1;
   815b2:	2303      	movs	r3, #3
   815b4:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	engine_config2.FiringOrder[3] = 3 - 1;
   815b8:	2302      	movs	r3, #2
   815ba:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   815be:	2122      	movs	r1, #34	; 0x22
   815c0:	4825      	ldr	r0, [pc, #148]	; (81658 <global_init+0x1a8>)
   815c2:	4b26      	ldr	r3, [pc, #152]	; (8165c <global_init+0x1ac>)
   815c4:	4798      	blx	r3
	table_init();
   815c6:	4b26      	ldr	r3, [pc, #152]	; (81660 <global_init+0x1b0>)
   815c8:	4798      	blx	r3
   815ca:	4b26      	ldr	r3, [pc, #152]	; (81664 <global_init+0x1b4>)
   815cc:	f503 7100 	add.w	r1, r3, #512	; 0x200
		*(debug_cylinder_pointer + i) = 0;
   815d0:	4622      	mov	r2, r4
   815d2:	f843 2f04 	str.w	r2, [r3, #4]!
	for (uint32_t i = 0; i < sizeof(debug_cylinder); i++)
   815d6:	428b      	cmp	r3, r1
   815d8:	d1fb      	bne.n	815d2 <global_init+0x122>
	cylinder_init();
   815da:	4b23      	ldr	r3, [pc, #140]	; (81668 <global_init+0x1b8>)
   815dc:	4798      	blx	r3
   815de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   815e2:	bf00      	nop
   815e4:	20070a28 	.word	0x20070a28
   815e8:	20071ed0 	.word	0x20071ed0
   815ec:	20071aac 	.word	0x20071aac
   815f0:	20071a88 	.word	0x20071a88
   815f4:	20071ecc 	.word	0x20071ecc
   815f8:	20070a2c 	.word	0x20070a2c
   815fc:	200723ec 	.word	0x200723ec
   81600:	200709d0 	.word	0x200709d0
   81604:	200709c8 	.word	0x200709c8
   81608:	20071598 	.word	0x20071598
   8160c:	20072345 	.word	0x20072345
   81610:	20071f34 	.word	0x20071f34
   81614:	200723f8 	.word	0x200723f8
   81618:	20071f30 	.word	0x20071f30
   8161c:	200709e0 	.word	0x200709e0
   81620:	200709d8 	.word	0x200709d8
   81624:	200710e4 	.word	0x200710e4
   81628:	20071130 	.word	0x20071130
   8162c:	200709e4 	.word	0x200709e4
   81630:	20071ed4 	.word	0x20071ed4
   81634:	20072348 	.word	0x20072348
   81638:	20071024 	.word	0x20071024
   8163c:	20071170 	.word	0x20071170
   81640:	200723fa 	.word	0x200723fa
   81644:	b60b60b7 	.word	0xb60b60b7
   81648:	20071a2a 	.word	0x20071a2a
   8164c:	20071a86 	.word	0x20071a86
   81650:	20071f2c 	.word	0x20071f2c
   81654:	200709c6 	.word	0x200709c6
   81658:	20071574 	.word	0x20071574
   8165c:	00081ff1 	.word	0x00081ff1
   81660:	000820cd 	.word	0x000820cd
   81664:	200715a0 	.word	0x200715a0
   81668:	0008130d 	.word	0x0008130d
   8166c:	00081fdd 	.word	0x00081fdd

00081670 <global_toggle_pin>:

void global_toggle_pin(Pio *PioInterface, uint32_t Pin)
{
	uint32_t Status = PioInterface->PIO_ODSR; // Should return 0 or 
   81670:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if (Status & Pin)
   81672:	420b      	tst	r3, r1
		PioInterface->PIO_CODR = Pin;
   81674:	bf14      	ite	ne
   81676:	6341      	strne	r1, [r0, #52]	; 0x34
	else
		PioInterface->PIO_SODR = Pin;
   81678:	6301      	streq	r1, [r0, #48]	; 0x30
   8167a:	4770      	bx	lr

0008167c <igncalc_ign_time_teeth>:
// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t igncalc_ign_time_teeth(uint16_t ign_degree)
{
	uint32_t temp = ((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL;
   8167c:	f5c0 60e1 	rsb	r0, r0, #1800	; 0x708
   81680:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81684:	0040      	lsls	r0, r0, #1
   81686:	4b08      	ldr	r3, [pc, #32]	; (816a8 <igncalc_ign_time_teeth+0x2c>)
   81688:	fb83 2300 	smull	r2, r3, r3, r0
   8168c:	4403      	add	r3, r0
   8168e:	17c0      	asrs	r0, r0, #31
   81690:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
	uint32_t temp1 = (temp * (CRANK_TEETH/TACH_EVENTS))/100;
   81694:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   81698:	0080      	lsls	r0, r0, #2
   8169a:	4b04      	ldr	r3, [pc, #16]	; (816ac <igncalc_ign_time_teeth+0x30>)
   8169c:	fba3 3000 	umull	r3, r0, r3, r0
// 			uart_transfer('R'); uart_print_int(temp1); uart_new_line();
// 		}
// 		
// 		return	temp1;
// 	}
}
   816a0:	f3c0 104f 	ubfx	r0, r0, #5, #16
   816a4:	4770      	bx	lr
   816a6:	bf00      	nop
   816a8:	b60b60b7 	.word	0xb60b60b7
   816ac:	51eb851f 	.word	0x51eb851f

000816b0 <igncalc_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t igncalc_ign_time_interval(uint16_t ign_degree)
{
   816b0:	b510      	push	{r4, lr}
   816b2:	4604      	mov	r4, r0
	uint32_t temp1;
	if (IgnATDC)
   816b4:	4b1c      	ldr	r3, [pc, #112]	; (81728 <igncalc_ign_time_interval+0x78>)
   816b6:	781b      	ldrb	r3, [r3, #0]
   816b8:	b9f3      	cbnz	r3, 816f8 <igncalc_ign_time_interval+0x48>
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
	}
	else
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   816ba:	4b1c      	ldr	r3, [pc, #112]	; (8172c <igncalc_ign_time_interval+0x7c>)
   816bc:	4798      	blx	r3
   816be:	f5c4 64e1 	rsb	r4, r4, #1800	; 0x708
   816c2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   816c6:	0064      	lsls	r4, r4, #1
   816c8:	4b19      	ldr	r3, [pc, #100]	; (81730 <igncalc_ign_time_interval+0x80>)
   816ca:	fb83 2304 	smull	r2, r3, r3, r4
   816ce:	4423      	add	r3, r4
   816d0:	17e4      	asrs	r4, r4, #31
   816d2:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   816d6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   816da:	f06f 0363 	mvn.w	r3, #99	; 0x63
   816de:	fb03 f000 	mul.w	r0, r3, r0
   816e2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
	}
	
	return (temp1 * CrankPrevCycleCounts)/100;
   816e6:	4b13      	ldr	r3, [pc, #76]	; (81734 <igncalc_ign_time_interval+0x84>)
   816e8:	6818      	ldr	r0, [r3, #0]
   816ea:	fb00 f404 	mul.w	r4, r0, r4
   816ee:	4812      	ldr	r0, [pc, #72]	; (81738 <igncalc_ign_time_interval+0x88>)
   816f0:	fba0 3004 	umull	r3, r0, r0, r4
}
   816f4:	0940      	lsrs	r0, r0, #5
   816f6:	bd10      	pop	{r4, pc}
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   816f8:	4b0c      	ldr	r3, [pc, #48]	; (8172c <igncalc_ign_time_interval+0x7c>)
   816fa:	4798      	blx	r3
   816fc:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
   81700:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   81704:	0064      	lsls	r4, r4, #1
   81706:	4b0a      	ldr	r3, [pc, #40]	; (81730 <igncalc_ign_time_interval+0x80>)
   81708:	fb83 2304 	smull	r2, r3, r3, r4
   8170c:	4423      	add	r3, r4
   8170e:	17e4      	asrs	r4, r4, #31
   81710:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   81714:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   81718:	f06f 0363 	mvn.w	r3, #99	; 0x63
   8171c:	fb03 f000 	mul.w	r0, r3, r0
   81720:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   81724:	e7df      	b.n	816e6 <igncalc_ign_time_interval+0x36>
   81726:	bf00      	nop
   81728:	20071eb0 	.word	0x20071eb0
   8172c:	0008167d 	.word	0x0008167d
   81730:	b60b60b7 	.word	0xb60b60b7
   81734:	200723ec 	.word	0x200723ec
   81738:	51eb851f 	.word	0x51eb851f

0008173c <igncalc_dwell_correction>:


// Correction for dwell in regards to battery voltage
// Returns the dwell correction in percentage (%) 0 - 255% depending on the parameters set in TunerStudio
uint8_t igncalc_dwell_correction(void)
{
   8173c:	b510      	push	{r4, lr}
   8173e:	b082      	sub	sp, #8
	uint8_t voltage = engine_realtime.BattVolt;
   81740:	4b05      	ldr	r3, [pc, #20]	; (81758 <igncalc_dwell_correction+0x1c>)
   81742:	7a5a      	ldrb	r2, [r3, #9]
	uint32_t totalDwell = math_interpolation_vector(&engine_config6.BattRefVoltBins, &engine_config4.DwellCorrectionValues, voltage, 1, sizeof(engine_config4.DwellCorrectionValues));
   81744:	2306      	movs	r3, #6
   81746:	9300      	str	r3, [sp, #0]
   81748:	2301      	movs	r3, #1
   8174a:	4904      	ldr	r1, [pc, #16]	; (8175c <igncalc_dwell_correction+0x20>)
   8174c:	4804      	ldr	r0, [pc, #16]	; (81760 <igncalc_dwell_correction+0x24>)
   8174e:	4c05      	ldr	r4, [pc, #20]	; (81764 <igncalc_dwell_correction+0x28>)
   81750:	47a0      	blx	r4
	return totalDwell;
}
   81752:	b2c0      	uxtb	r0, r0
   81754:	b002      	add	sp, #8
   81756:	bd10      	pop	{r4, pc}
   81758:	20071574 	.word	0x20071574
   8175c:	20071150 	.word	0x20071150
   81760:	200709f3 	.word	0x200709f3
   81764:	00081d81 	.word	0x00081d81

00081768 <igncalc_dwell_degree>:
{
   81768:	b508      	push	{r3, lr}
	uint8_t correction = igncalc_dwell_correction();
   8176a:	4b18      	ldr	r3, [pc, #96]	; (817cc <igncalc_dwell_degree+0x64>)
   8176c:	4798      	blx	r3
	uint16_t totalDwellms = (engine_config4.DwellTimeRunning * correction)/100; // tenths of milliseconds 
   8176e:	4918      	ldr	r1, [pc, #96]	; (817d0 <igncalc_dwell_degree+0x68>)
   81770:	7b8b      	ldrb	r3, [r1, #14]
   81772:	fb03 f000 	mul.w	r0, r3, r0
   81776:	4a17      	ldr	r2, [pc, #92]	; (817d4 <igncalc_dwell_degree+0x6c>)
   81778:	fb82 3200 	smull	r3, r2, r2, r0
   8177c:	17c3      	asrs	r3, r0, #31
   8177e:	ebc3 1362 	rsb	r3, r3, r2, asr #5
   81782:	b29b      	uxth	r3, r3
	if ((totalDwellms > (engine_config4.DwellLimit * 10)) && engine_config4.DwellLimitEnable)
   81784:	7fca      	ldrb	r2, [r1, #31]
   81786:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8178a:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
   8178e:	dd07      	ble.n	817a0 <igncalc_dwell_degree+0x38>
   81790:	7b0a      	ldrb	r2, [r1, #12]
   81792:	f012 0f02 	tst.w	r2, #2
   81796:	d003      	beq.n	817a0 <igncalc_dwell_degree+0x38>
		totalDwellms = engine_config4.DwellLimit * 10;
   81798:	7fcb      	ldrb	r3, [r1, #31]
   8179a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8179e:	005b      	lsls	r3, r3, #1
	engine_realtime.Dwell = totalDwellms;
   817a0:	b2d9      	uxtb	r1, r3
   817a2:	4a0d      	ldr	r2, [pc, #52]	; (817d8 <igncalc_dwell_degree+0x70>)
   817a4:	70d1      	strb	r1, [r2, #3]
	return (3600*temp2)/LastCrankRevCounts;
   817a6:	4a0d      	ldr	r2, [pc, #52]	; (817dc <igncalc_dwell_degree+0x74>)
   817a8:	6810      	ldr	r0, [r2, #0]
	uint32_t temp2 = ((GLOBAL_TIMER_FREQ/1000)*totalDwellms)/10;
   817aa:	f640 2241 	movw	r2, #2625	; 0xa41
   817ae:	fb02 f303 	mul.w	r3, r2, r3
   817b2:	4a0b      	ldr	r2, [pc, #44]	; (817e0 <igncalc_dwell_degree+0x78>)
   817b4:	fb82 1203 	smull	r1, r2, r2, r3
   817b8:	17db      	asrs	r3, r3, #31
   817ba:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
	return (3600*temp2)/LastCrankRevCounts;
   817be:	f44f 6261 	mov.w	r2, #3600	; 0xe10
   817c2:	fb02 f303 	mul.w	r3, r2, r3
}
   817c6:	fbb3 f0f0 	udiv	r0, r3, r0
   817ca:	bd08      	pop	{r3, pc}
   817cc:	0008173d 	.word	0x0008173d
   817d0:	20071130 	.word	0x20071130
   817d4:	51eb851f 	.word	0x51eb851f
   817d8:	20071574 	.word	0x20071574
   817dc:	200709d8 	.word	0x200709d8
   817e0:	66666667 	.word	0x66666667

000817e4 <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   817e4:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   817e6:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   817e8:	b2c0      	uxtb	r0, r0
   817ea:	f000 031f 	and.w	r3, r0, #31
   817ee:	2401      	movs	r4, #1
   817f0:	409c      	lsls	r4, r3
   817f2:	0953      	lsrs	r3, r2, #5
   817f4:	009b      	lsls	r3, r3, #2
   817f6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   817fa:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   817fe:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   81802:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   81806:	2a00      	cmp	r2, #0
   81808:	db0a      	blt.n	81820 <interrupts_enable_interrupt_vector+0x3c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   8180a:	0109      	lsls	r1, r1, #4
   8180c:	b2c9      	uxtb	r1, r1
   8180e:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81812:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   81816:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8181a:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   8181c:	bc10      	pop	{r4}
   8181e:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   81820:	f000 000f 	and.w	r0, r0, #15
   81824:	0109      	lsls	r1, r1, #4
   81826:	b2c9      	uxtb	r1, r1
   81828:	4a01      	ldr	r2, [pc, #4]	; (81830 <interrupts_enable_interrupt_vector+0x4c>)
   8182a:	5411      	strb	r1, [r2, r0]
   8182c:	e7f5      	b.n	8181a <interrupts_enable_interrupt_vector+0x36>
   8182e:	bf00      	nop
   81830:	e000ed14 	.word	0xe000ed14

00081834 <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   81834:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   81836:	f1a0 040b 	sub.w	r4, r0, #11
   8183a:	2c03      	cmp	r4, #3
   8183c:	d82a      	bhi.n	81894 <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   8183e:	2401      	movs	r4, #1
   81840:	4084      	lsls	r4, r0
   81842:	4d15      	ldr	r5, [pc, #84]	; (81898 <interrupts_enable_pio+0x64>)
   81844:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   81846:	f1a0 040b 	sub.w	r4, r0, #11
   8184a:	2c03      	cmp	r4, #3
   8184c:	d804      	bhi.n	81858 <interrupts_enable_pio+0x24>
   8184e:	e8df f004 	tbb	[pc, r4]
   81852:	0e02      	.short	0x0e02
   81854:	1210      	.short	0x1210
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   81856:	4e11      	ldr	r6, [pc, #68]	; (8189c <interrupts_enable_pio+0x68>)
   81858:	461d      	mov	r5, r3
   8185a:	460c      	mov	r4, r1
			CurrentPio = PIOD;
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   8185c:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   8185e:	4611      	mov	r1, r2
   81860:	4b0f      	ldr	r3, [pc, #60]	; (818a0 <interrupts_enable_pio+0x6c>)
   81862:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   81864:	2d01      	cmp	r5, #1
   81866:	d008      	beq.n	8187a <interrupts_enable_pio+0x46>
   81868:	2d02      	cmp	r5, #2
   8186a:	d00d      	beq.n	81888 <interrupts_enable_pio+0x54>
   8186c:	bd70      	pop	{r4, r5, r6, pc}
			CurrentPio = PIOB;
   8186e:	4e0d      	ldr	r6, [pc, #52]	; (818a4 <interrupts_enable_pio+0x70>)
			break;
   81870:	e7f2      	b.n	81858 <interrupts_enable_pio+0x24>
			CurrentPio = PIOC;
   81872:	4e0d      	ldr	r6, [pc, #52]	; (818a8 <interrupts_enable_pio+0x74>)
			break;
   81874:	e7f0      	b.n	81858 <interrupts_enable_pio+0x24>
			CurrentPio = PIOD;
   81876:	4e0d      	ldr	r6, [pc, #52]	; (818ac <interrupts_enable_pio+0x78>)
			break;
   81878:	e7ee      	b.n	81858 <interrupts_enable_pio+0x24>
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8187a:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   8187e:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   81882:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   81886:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   81888:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   8188c:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81890:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   81894:	bd70      	pop	{r4, r5, r6, pc}
   81896:	bf00      	nop
   81898:	400e0600 	.word	0x400e0600
   8189c:	400e0e00 	.word	0x400e0e00
   818a0:	000817e5 	.word	0x000817e5
   818a4:	400e1000 	.word	0x400e1000
   818a8:	400e1200 	.word	0x400e1200
   818ac:	400e1400 	.word	0x400e1400

000818b0 <PIOA_Handler>:
}


// Interrupt handler for the crankshaft and camshaft signal
void PIOA_Handler(void)
{
   818b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   818b4:	4b8b      	ldr	r3, [pc, #556]	; (81ae4 <PIOA_Handler+0x234>)
   818b6:	f8d3 7090 	ldr.w	r7, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   818ba:	f503 23b1 	add.w	r3, r3, #362496	; 0x58800
   818be:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   818c2:	f8d3 804c 	ldr.w	r8, [r3, #76]	; 0x4c
	
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   818c6:	f018 0f80 	tst.w	r8, #128	; 0x80
   818ca:	f000 80a8 	beq.w	81a1e <PIOA_Handler+0x16e>
	{
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   818ce:	4b86      	ldr	r3, [pc, #536]	; (81ae8 <PIOA_Handler+0x238>)
   818d0:	6819      	ldr	r1, [r3, #0]
   818d2:	4a86      	ldr	r2, [pc, #536]	; (81aec <PIOA_Handler+0x23c>)
   818d4:	6011      	str	r1, [r2, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   818d6:	4986      	ldr	r1, [pc, #536]	; (81af0 <PIOA_Handler+0x240>)
   818d8:	680a      	ldr	r2, [r1, #0]
   818da:	1aba      	subs	r2, r7, r2
   818dc:	601a      	str	r2, [r3, #0]
		CrankTimerCounts		=		TimerCounterValue;
   818de:	600f      	str	r7, [r1, #0]
		CrankRevCounts			+=		CrankCurrCycleCounts;
   818e0:	681b      	ldr	r3, [r3, #0]
   818e2:	4a84      	ldr	r2, [pc, #528]	; (81af4 <PIOA_Handler+0x244>)
   818e4:	6811      	ldr	r1, [r2, #0]
   818e6:	440b      	add	r3, r1
   818e8:	6013      	str	r3, [r2, #0]
		CrankTooth++;
   818ea:	4a83      	ldr	r2, [pc, #524]	; (81af8 <PIOA_Handler+0x248>)
   818ec:	7813      	ldrb	r3, [r2, #0]
   818ee:	3301      	adds	r3, #1
   818f0:	b2db      	uxtb	r3, r3
   818f2:	7013      	strb	r3, [r2, #0]
		CrankToothCounter++;
   818f4:	4a81      	ldr	r2, [pc, #516]	; (81afc <PIOA_Handler+0x24c>)
   818f6:	6813      	ldr	r3, [r2, #0]
   818f8:	3301      	adds	r3, #1
   818fa:	6013      	str	r3, [r2, #0]
		CrankSignalFlag			=		TRUE;
   818fc:	2201      	movs	r2, #1
   818fe:	4b80      	ldr	r3, [pc, #512]	; (81b00 <PIOA_Handler+0x250>)
   81900:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81902:	4b80      	ldr	r3, [pc, #512]	; (81b04 <PIOA_Handler+0x254>)
   81904:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81908:	091b      	lsrs	r3, r3, #4
   8190a:	d06c      	beq.n	819e6 <PIOA_Handler+0x136>
   8190c:	2300      	movs	r3, #0
   8190e:	461c      	mov	r4, r3
		{
			struct cylinder_ *Cyl = &cylinder[i]; 
			if (Cyl->InjToothOn == CrankToothCounter) // Compare register B is for injector (TC_RB)
   81910:	4e7a      	ldr	r6, [pc, #488]	; (81afc <PIOA_Handler+0x24c>)
   81912:	4d7d      	ldr	r5, [pc, #500]	; (81b08 <PIOA_Handler+0x258>)
					Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to low
					debug_cylinder[i].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
				}
				else
				{
					Cyl->Tc_channel->TC_RB = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Cyl->InjCntTimingOff);
   81914:	f8df 9238 	ldr.w	r9, [pc, #568]	; 81b50 <PIOA_Handler+0x2a0>
   81918:	e01c      	b.n	81954 <PIOA_Handler+0xa4>
				if (Cyl->InjCntTimingOn < PIOA_HANDLER_TIME_IN_COUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
   8191a:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   8191e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   81922:	6951      	ldr	r1, [r2, #20]
   81924:	291d      	cmp	r1, #29
   81926:	d842      	bhi.n	819ae <PIOA_Handler+0xfe>
					Cyl->Inj_pio->PIO_SODR = Cyl->InjOutputPin;			// Sets pin to high
   81928:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   8192c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   81930:	6b51      	ldr	r1, [r2, #52]	; 0x34
   81932:	6b10      	ldr	r0, [r2, #48]	; 0x30
   81934:	6308      	str	r0, [r1, #48]	; 0x30
					debug_cylinder[i].InjRealTimeTurnOnCount = Cyl->Tc_channel->TC_CV;
   81936:	6b92      	ldr	r2, [r2, #56]	; 0x38
   81938:	6911      	ldr	r1, [r2, #16]
   8193a:	4a74      	ldr	r2, [pc, #464]	; (81b0c <PIOA_Handler+0x25c>)
   8193c:	eb02 1343 	add.w	r3, r2, r3, lsl #5
   81940:	6159      	str	r1, [r3, #20]
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81942:	3401      	adds	r4, #1
   81944:	b2e4      	uxtb	r4, r4
   81946:	4623      	mov	r3, r4
   81948:	4a6e      	ldr	r2, [pc, #440]	; (81b04 <PIOA_Handler+0x254>)
   8194a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
   8194e:	ebb4 1f12 	cmp.w	r4, r2, lsr #4
   81952:	da48      	bge.n	819e6 <PIOA_Handler+0x136>
			if (Cyl->InjToothOn == CrankToothCounter) // Compare register B is for injector (TC_RB)
   81954:	6831      	ldr	r1, [r6, #0]
   81956:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   8195a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   8195e:	69d2      	ldr	r2, [r2, #28]
   81960:	428a      	cmp	r2, r1
   81962:	d0da      	beq.n	8191a <PIOA_Handler+0x6a>
			else if (!Cyl->InjEventOnSameTooth && (Cyl->InjToothOff == CrankToothCounter)) // Compare register B is for injector (TC_RB)
   81964:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   81968:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   8196c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
   81970:	2a00      	cmp	r2, #0
   81972:	d1e6      	bne.n	81942 <PIOA_Handler+0x92>
   81974:	6831      	ldr	r1, [r6, #0]
   81976:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   8197a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   8197e:	6a12      	ldr	r2, [r2, #32]
   81980:	428a      	cmp	r2, r1
   81982:	d1de      	bne.n	81942 <PIOA_Handler+0x92>
				if (Cyl->InjCntTimingOff < PIOA_HANDLER_TIME_IN_COUNTS) // The interrupt vector does not react when a value is stored in compare register which has been reached in the end of this function/handler
   81984:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   81988:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   8198c:	6991      	ldr	r1, [r2, #24]
   8198e:	291d      	cmp	r1, #29
   81990:	d81d      	bhi.n	819ce <PIOA_Handler+0x11e>
					Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to low
   81992:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
   81996:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   8199a:	6b51      	ldr	r1, [r2, #52]	; 0x34
   8199c:	6b10      	ldr	r0, [r2, #48]	; 0x30
   8199e:	6348      	str	r0, [r1, #52]	; 0x34
					debug_cylinder[i].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
   819a0:	6b92      	ldr	r2, [r2, #56]	; 0x38
   819a2:	6911      	ldr	r1, [r2, #16]
   819a4:	4a59      	ldr	r2, [pc, #356]	; (81b0c <PIOA_Handler+0x25c>)
   819a6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
   819aa:	6199      	str	r1, [r3, #24]
   819ac:	e7c9      	b.n	81942 <PIOA_Handler+0x92>
					Cyl->InjEventPending = TRUE;
   819ae:	011a      	lsls	r2, r3, #4
   819b0:	1ad0      	subs	r0, r2, r3
   819b2:	eb05 0080 	add.w	r0, r5, r0, lsl #2
   819b6:	f04f 0e01 	mov.w	lr, #1
   819ba:	f880 e024 	strb.w	lr, [r0, #36]	; 0x24
					Cyl->Tc_channel->TC_RB = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Cyl->InjCntTimingOn);
   819be:	f8d0 a038 	ldr.w	sl, [r0, #56]	; 0x38
   819c2:	f8da 0010 	ldr.w	r0, [sl, #16]
   819c6:	47c8      	blx	r9
   819c8:	f8ca 0018 	str.w	r0, [sl, #24]
   819cc:	e7b9      	b.n	81942 <PIOA_Handler+0x92>
					Cyl->Tc_channel->TC_RB = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Cyl->InjCntTimingOff);
   819ce:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   819d2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   819d6:	f8d3 a038 	ldr.w	sl, [r3, #56]	; 0x38
   819da:	f8da 0010 	ldr.w	r0, [sl, #16]
   819de:	47c8      	blx	r9
   819e0:	f8ca 0018 	str.w	r0, [sl, #24]
   819e4:	e7ad      	b.n	81942 <PIOA_Handler+0x92>
				}
			}
		}
		if (CrankTooth == DwellFirstTach)
   819e6:	4b44      	ldr	r3, [pc, #272]	; (81af8 <PIOA_Handler+0x248>)
   819e8:	781b      	ldrb	r3, [r3, #0]
   819ea:	4a49      	ldr	r2, [pc, #292]	; (81b10 <PIOA_Handler+0x260>)
   819ec:	7812      	ldrb	r2, [r2, #0]
   819ee:	b2db      	uxtb	r3, r3
   819f0:	4293      	cmp	r3, r2
   819f2:	d028      	beq.n	81a46 <PIOA_Handler+0x196>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
			}
		}
		else if (CrankTooth == DwellSecondTach)
   819f4:	4b40      	ldr	r3, [pc, #256]	; (81af8 <PIOA_Handler+0x248>)
   819f6:	781b      	ldrb	r3, [r3, #0]
   819f8:	4a46      	ldr	r2, [pc, #280]	; (81b14 <PIOA_Handler+0x264>)
   819fa:	7812      	ldrb	r2, [r2, #0]
   819fc:	b2db      	uxtb	r3, r3
   819fe:	4293      	cmp	r3, r2
   81a00:	d035      	beq.n	81a6e <PIOA_Handler+0x1be>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
			}			
		}
		
		
		if (CrankTooth == CrankFirstTach)
   81a02:	4b3d      	ldr	r3, [pc, #244]	; (81af8 <PIOA_Handler+0x248>)
   81a04:	781b      	ldrb	r3, [r3, #0]
   81a06:	4a44      	ldr	r2, [pc, #272]	; (81b18 <PIOA_Handler+0x268>)
   81a08:	7812      	ldrb	r2, [r2, #0]
   81a0a:	b2db      	uxtb	r3, r3
   81a0c:	4293      	cmp	r3, r2
   81a0e:	d044      	beq.n	81a9a <PIOA_Handler+0x1ea>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
			}
		}
		else if (CrankTooth == CrankSecondTach)
   81a10:	4b39      	ldr	r3, [pc, #228]	; (81af8 <PIOA_Handler+0x248>)
   81a12:	781b      	ldrb	r3, [r3, #0]
   81a14:	4a41      	ldr	r2, [pc, #260]	; (81b1c <PIOA_Handler+0x26c>)
   81a16:	7812      	ldrb	r2, [r2, #0]
   81a18:	b2db      	uxtb	r3, r3
   81a1a:	4293      	cmp	r3, r2
   81a1c:	d04e      	beq.n	81abc <PIOA_Handler+0x20c>
	}
	
	
	
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   81a1e:	f418 4f00 	tst.w	r8, #32768	; 0x8000
   81a22:	d008      	beq.n	81a36 <PIOA_Handler+0x186>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   81a24:	4a3e      	ldr	r2, [pc, #248]	; (81b20 <PIOA_Handler+0x270>)
   81a26:	6813      	ldr	r3, [r2, #0]
   81a28:	1afb      	subs	r3, r7, r3
   81a2a:	493e      	ldr	r1, [pc, #248]	; (81b24 <PIOA_Handler+0x274>)
   81a2c:	600b      	str	r3, [r1, #0]
		CamTimerCounts			=		TimerCounterValue;
   81a2e:	6017      	str	r7, [r2, #0]
		CamSignalFlag			=		TRUE;
   81a30:	2201      	movs	r2, #1
   81a32:	4b3d      	ldr	r3, [pc, #244]	; (81b28 <PIOA_Handler+0x278>)
   81a34:	701a      	strb	r2, [r3, #0]
	}
	
	PIOAHandlerTimeInCounts = TC2->TC_CHANNEL[2].TC_CV - TimerCounterValue; 
   81a36:	4b2b      	ldr	r3, [pc, #172]	; (81ae4 <PIOA_Handler+0x234>)
   81a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   81a3c:	1bdf      	subs	r7, r3, r7
   81a3e:	4b3b      	ldr	r3, [pc, #236]	; (81b2c <PIOA_Handler+0x27c>)
   81a40:	601f      	str	r7, [r3, #0]
   81a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			DwellSecondFlag = TRUE;
   81a46:	2201      	movs	r2, #1
   81a48:	4b39      	ldr	r3, [pc, #228]	; (81b30 <PIOA_Handler+0x280>)
   81a4a:	701a      	strb	r2, [r3, #0]
			if (!CamSignalFlag)
   81a4c:	4b36      	ldr	r3, [pc, #216]	; (81b28 <PIOA_Handler+0x278>)
   81a4e:	781b      	ldrb	r3, [r3, #0]
   81a50:	b933      	cbnz	r3, 81a60 <PIOA_Handler+0x1b0>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   81a52:	4a38      	ldr	r2, [pc, #224]	; (81b34 <PIOA_Handler+0x284>)
   81a54:	6913      	ldr	r3, [r2, #16]
   81a56:	4938      	ldr	r1, [pc, #224]	; (81b38 <PIOA_Handler+0x288>)
   81a58:	6809      	ldr	r1, [r1, #0]
   81a5a:	440b      	add	r3, r1
   81a5c:	6153      	str	r3, [r2, #20]
   81a5e:	e7d0      	b.n	81a02 <PIOA_Handler+0x152>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   81a60:	4a36      	ldr	r2, [pc, #216]	; (81b3c <PIOA_Handler+0x28c>)
   81a62:	6913      	ldr	r3, [r2, #16]
   81a64:	4934      	ldr	r1, [pc, #208]	; (81b38 <PIOA_Handler+0x288>)
   81a66:	6809      	ldr	r1, [r1, #0]
   81a68:	440b      	add	r3, r1
   81a6a:	6153      	str	r3, [r2, #20]
   81a6c:	e7c9      	b.n	81a02 <PIOA_Handler+0x152>
			DwellFirstFlag = TRUE;
   81a6e:	2201      	movs	r2, #1
   81a70:	4b33      	ldr	r3, [pc, #204]	; (81b40 <PIOA_Handler+0x290>)
   81a72:	701a      	strb	r2, [r3, #0]
			if (!CamSignalFlag)
   81a74:	4b2c      	ldr	r3, [pc, #176]	; (81b28 <PIOA_Handler+0x278>)
   81a76:	781b      	ldrb	r3, [r3, #0]
   81a78:	b933      	cbnz	r3, 81a88 <PIOA_Handler+0x1d8>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + DwellSecondInterval;
   81a7a:	4a2e      	ldr	r2, [pc, #184]	; (81b34 <PIOA_Handler+0x284>)
   81a7c:	6d13      	ldr	r3, [r2, #80]	; 0x50
   81a7e:	4931      	ldr	r1, [pc, #196]	; (81b44 <PIOA_Handler+0x294>)
   81a80:	6809      	ldr	r1, [r1, #0]
   81a82:	440b      	add	r3, r1
   81a84:	6553      	str	r3, [r2, #84]	; 0x54
   81a86:	e7bc      	b.n	81a02 <PIOA_Handler+0x152>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
   81a88:	4a2a      	ldr	r2, [pc, #168]	; (81b34 <PIOA_Handler+0x284>)
   81a8a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   81a8e:	492d      	ldr	r1, [pc, #180]	; (81b44 <PIOA_Handler+0x294>)
   81a90:	6809      	ldr	r1, [r1, #0]
   81a92:	440b      	add	r3, r1
   81a94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
   81a98:	e7b3      	b.n	81a02 <PIOA_Handler+0x152>
			if (!CamSignalFlag)
   81a9a:	4b23      	ldr	r3, [pc, #140]	; (81b28 <PIOA_Handler+0x278>)
   81a9c:	781b      	ldrb	r3, [r3, #0]
   81a9e:	b933      	cbnz	r3, 81aae <PIOA_Handler+0x1fe>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81aa0:	4a24      	ldr	r2, [pc, #144]	; (81b34 <PIOA_Handler+0x284>)
   81aa2:	6913      	ldr	r3, [r2, #16]
   81aa4:	4928      	ldr	r1, [pc, #160]	; (81b48 <PIOA_Handler+0x298>)
   81aa6:	6809      	ldr	r1, [r1, #0]
   81aa8:	440b      	add	r3, r1
   81aaa:	6153      	str	r3, [r2, #20]
   81aac:	e7b7      	b.n	81a1e <PIOA_Handler+0x16e>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81aae:	4a23      	ldr	r2, [pc, #140]	; (81b3c <PIOA_Handler+0x28c>)
   81ab0:	6913      	ldr	r3, [r2, #16]
   81ab2:	4925      	ldr	r1, [pc, #148]	; (81b48 <PIOA_Handler+0x298>)
   81ab4:	6809      	ldr	r1, [r1, #0]
   81ab6:	440b      	add	r3, r1
   81ab8:	6153      	str	r3, [r2, #20]
   81aba:	e7b0      	b.n	81a1e <PIOA_Handler+0x16e>
			if (!CamSignalFlag)
   81abc:	4b1a      	ldr	r3, [pc, #104]	; (81b28 <PIOA_Handler+0x278>)
   81abe:	781b      	ldrb	r3, [r3, #0]
   81ac0:	b933      	cbnz	r3, 81ad0 <PIOA_Handler+0x220>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + CrankSecondInterval;
   81ac2:	4a1c      	ldr	r2, [pc, #112]	; (81b34 <PIOA_Handler+0x284>)
   81ac4:	6d13      	ldr	r3, [r2, #80]	; 0x50
   81ac6:	4921      	ldr	r1, [pc, #132]	; (81b4c <PIOA_Handler+0x29c>)
   81ac8:	6809      	ldr	r1, [r1, #0]
   81aca:	440b      	add	r3, r1
   81acc:	6553      	str	r3, [r2, #84]	; 0x54
   81ace:	e7a6      	b.n	81a1e <PIOA_Handler+0x16e>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + CrankSecondInterval;
   81ad0:	4a18      	ldr	r2, [pc, #96]	; (81b34 <PIOA_Handler+0x284>)
   81ad2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   81ad6:	491d      	ldr	r1, [pc, #116]	; (81b4c <PIOA_Handler+0x29c>)
   81ad8:	6809      	ldr	r1, [r1, #0]
   81ada:	440b      	add	r3, r1
   81adc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
   81ae0:	e79d      	b.n	81a1e <PIOA_Handler+0x16e>
   81ae2:	bf00      	nop
   81ae4:	40088000 	.word	0x40088000
   81ae8:	20070a2c 	.word	0x20070a2c
   81aec:	200723ec 	.word	0x200723ec
   81af0:	200709c8 	.word	0x200709c8
   81af4:	200709e0 	.word	0x200709e0
   81af8:	20072345 	.word	0x20072345
   81afc:	20071f34 	.word	0x20071f34
   81b00:	200723f8 	.word	0x200723f8
   81b04:	200710e4 	.word	0x200710e4
   81b08:	20070e34 	.word	0x20070e34
   81b0c:	200715a4 	.word	0x200715a4
   81b10:	200723e8 	.word	0x200723e8
   81b14:	20071624 	.word	0x20071624
   81b18:	20071f18 	.word	0x20071f18
   81b1c:	20071a98 	.word	0x20071a98
   81b20:	20071598 	.word	0x20071598
   81b24:	200709d0 	.word	0x200709d0
   81b28:	20071f30 	.word	0x20071f30
   81b2c:	20071f14 	.word	0x20071f14
   81b30:	20070a31 	.word	0x20070a31
   81b34:	40080000 	.word	0x40080000
   81b38:	200709cc 	.word	0x200709cc
   81b3c:	40084000 	.word	0x40084000
   81b40:	20072344 	.word	0x20072344
   81b44:	20071ec8 	.word	0x20071ec8
   81b48:	20072404 	.word	0x20072404
   81b4c:	20071a94 	.word	0x20071a94
   81b50:	00081e09 	.word	0x00081e09

00081b54 <math_map_adc>:

#include "math.h"

uint32_t math_map_adc(uint16_t min, uint16_t max, uint16_t value)
{
	return ((value * max) >> ADC_RESOLUTION) + min;
   81b54:	fb01 f202 	mul.w	r2, r1, r2
}
   81b58:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   81b5c:	4770      	bx	lr

00081b5e <math_map>:
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
   81b5e:	2a00      	cmp	r2, #0
		return 0;
	return ((value * max) / div) + min;
   81b60:	bfa3      	ittte	ge
   81b62:	4351      	mulge	r1, r2
   81b64:	fb91 f3f3 	sdivge	r3, r1, r3
   81b68:	18c0      	addge	r0, r0, r3
   81b6a:	2000      	movlt	r0, #0
}
   81b6c:	4770      	bx	lr
	...

00081b70 <math_find_median>:

// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
   81b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81b74:	af00      	add	r7, sp, #0
	uint16_t TempVector[VectorLength];
   81b76:	004b      	lsls	r3, r1, #1
   81b78:	3308      	adds	r3, #8
   81b7a:	f023 0307 	bic.w	r3, r3, #7
   81b7e:	ebad 0d03 	sub.w	sp, sp, r3
   81b82:	46e8      	mov	r8, sp
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81b84:	b3d9      	cbz	r1, 81bfe <math_find_median+0x8e>
   81b86:	1e83      	subs	r3, r0, #2
   81b88:	f1ad 0202 	sub.w	r2, sp, #2
   81b8c:	1e4c      	subs	r4, r1, #1
   81b8e:	b2a4      	uxth	r4, r4
   81b90:	eb00 0444 	add.w	r4, r0, r4, lsl #1
	{
		TempVector[i] = Vector[i];
   81b94:	f833 0f02 	ldrh.w	r0, [r3, #2]!
   81b98:	f822 0f02 	strh.w	r0, [r2, #2]!
	for (uint16_t i = 0; i < VectorLength; i++)
   81b9c:	42a3      	cmp	r3, r4
   81b9e:	d1f9      	bne.n	81b94 <math_find_median+0x24>
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81ba0:	2901      	cmp	r1, #1
   81ba2:	d92c      	bls.n	81bfe <math_find_median+0x8e>
   81ba4:	46c4      	mov	ip, r8
   81ba6:	46c2      	mov	sl, r8
   81ba8:	f04f 0901 	mov.w	r9, #1
   81bac:	e007      	b.n	81bbe <math_find_median+0x4e>
   81bae:	f109 0901 	add.w	r9, r9, #1
   81bb2:	f10a 0a02 	add.w	sl, sl, #2
   81bb6:	fa1f f389 	uxth.w	r3, r9
   81bba:	4299      	cmp	r1, r3
   81bbc:	d91f      	bls.n	81bfe <math_find_median+0x8e>
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81bbe:	fa1f f389 	uxth.w	r3, r9
   81bc2:	2b00      	cmp	r3, #0
   81bc4:	d0f3      	beq.n	81bae <math_find_median+0x3e>
   81bc6:	46ce      	mov	lr, r9
   81bc8:	f8ba 4002 	ldrh.w	r4, [sl, #2]
   81bcc:	f109 36ff 	add.w	r6, r9, #4294967295
   81bd0:	f8ba 5000 	ldrh.w	r5, [sl]
   81bd4:	42ac      	cmp	r4, r5
   81bd6:	d2ea      	bcs.n	81bae <math_find_median+0x3e>
   81bd8:	f1a9 0202 	sub.w	r2, r9, #2
   81bdc:	4653      	mov	r3, sl
		{
			uint16_t temp = TempVector[j];
			TempVector[j] = TempVector[j-1];
   81bde:	f828 501e 	strh.w	r5, [r8, lr, lsl #1]
			TempVector[j-1] = temp;
   81be2:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81be6:	4563      	cmp	r3, ip
   81be8:	d0e1      	beq.n	81bae <math_find_median+0x3e>
   81bea:	f102 0e01 	add.w	lr, r2, #1
   81bee:	881c      	ldrh	r4, [r3, #0]
   81bf0:	4616      	mov	r6, r2
   81bf2:	f833 5d02 	ldrh.w	r5, [r3, #-2]!
   81bf6:	3a01      	subs	r2, #1
   81bf8:	42ac      	cmp	r4, r5
   81bfa:	d3f0      	bcc.n	81bde <math_find_median+0x6e>
   81bfc:	e7d7      	b.n	81bae <math_find_median+0x3e>
			j--;
		}
	}
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
   81bfe:	4608      	mov	r0, r1
   81c00:	4b08      	ldr	r3, [pc, #32]	; (81c24 <math_find_median+0xb4>)
   81c02:	4798      	blx	r3
   81c04:	2200      	movs	r2, #0
   81c06:	4b08      	ldr	r3, [pc, #32]	; (81c28 <math_find_median+0xb8>)
   81c08:	4c08      	ldr	r4, [pc, #32]	; (81c2c <math_find_median+0xbc>)
   81c0a:	47a0      	blx	r4
   81c0c:	2200      	movs	r2, #0
   81c0e:	4b06      	ldr	r3, [pc, #24]	; (81c28 <math_find_median+0xb8>)
   81c10:	4c07      	ldr	r4, [pc, #28]	; (81c30 <math_find_median+0xc0>)
   81c12:	47a0      	blx	r4
   81c14:	4b07      	ldr	r3, [pc, #28]	; (81c34 <math_find_median+0xc4>)
   81c16:	4798      	blx	r3
   81c18:	b280      	uxth	r0, r0
}
   81c1a:	f838 0010 	ldrh.w	r0, [r8, r0, lsl #1]
   81c1e:	46bd      	mov	sp, r7
   81c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81c24:	0008327d 	.word	0x0008327d
   81c28:	3fe00000 	.word	0x3fe00000
   81c2c:	00082fe5 	.word	0x00082fe5
   81c30:	00083349 	.word	0x00083349
   81c34:	0008376d 	.word	0x0008376d

00081c38 <math_find_interpolation_index>:
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
	return (calc1 + calc2) / 100;
}

void math_find_interpolation_index(uint8_t * Vector, uint16_t Value, uint8_t * Low, uint8_t * High, uint16_t Scaler, uint8_t Len)
{
   81c38:	b4f0      	push	{r4, r5, r6, r7}
   81c3a:	f8bd 7010 	ldrh.w	r7, [sp, #16]
   81c3e:	f89d 6014 	ldrb.w	r6, [sp, #20]
	for (uint8_t Index = 0; Index < Len; Index++)
   81c42:	b1a6      	cbz	r6, 81c6e <math_find_interpolation_index+0x36>
   81c44:	3801      	subs	r0, #1
   81c46:	2500      	movs	r5, #0
   81c48:	e007      	b.n	81c5a <math_find_interpolation_index+0x22>
		uint16_t Temp = Vector[Index] * Scaler;
		
		if (Value > Temp) {
			*Low = Index;
		} 
		else if (Value < Temp) {
   81c4a:	428c      	cmp	r4, r1
   81c4c:	d80e      	bhi.n	81c6c <math_find_interpolation_index+0x34>
			*High = Index;
			break;
		} 
		else if (Value == Temp) {
   81c4e:	428c      	cmp	r4, r1
   81c50:	d00f      	beq.n	81c72 <math_find_interpolation_index+0x3a>
	for (uint8_t Index = 0; Index < Len; Index++)
   81c52:	3501      	adds	r5, #1
   81c54:	b2ed      	uxtb	r5, r5
   81c56:	42ae      	cmp	r6, r5
   81c58:	d009      	beq.n	81c6e <math_find_interpolation_index+0x36>
		uint16_t Temp = Vector[Index] * Scaler;
   81c5a:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   81c5e:	fb04 f407 	mul.w	r4, r4, r7
   81c62:	b2a4      	uxth	r4, r4
		if (Value > Temp) {
   81c64:	428c      	cmp	r4, r1
   81c66:	d2f0      	bcs.n	81c4a <math_find_interpolation_index+0x12>
			*Low = Index;
   81c68:	7015      	strb	r5, [r2, #0]
   81c6a:	e7f2      	b.n	81c52 <math_find_interpolation_index+0x1a>
			*High = Index;
   81c6c:	701d      	strb	r5, [r3, #0]
			*Low = Index;
			*High = Index;
			break;
		}
	}
}
   81c6e:	bcf0      	pop	{r4, r5, r6, r7}
   81c70:	4770      	bx	lr
			*Low = Index;
   81c72:	7015      	strb	r5, [r2, #0]
			*High = Index;
   81c74:	701d      	strb	r5, [r3, #0]
			break;
   81c76:	e7fa      	b.n	81c6e <math_find_interpolation_index+0x36>

00081c78 <math_interpolation>:


// Calculate the weight of the value compared to indexes x1 and x2
uint8_t math_interpolation(uint16_t value, uint16_t x1, uint16_t x2)
{
	if (value <= x1) // below or equal to lower bound
   81c78:	4288      	cmp	r0, r1
   81c7a:	d90c      	bls.n	81c96 <math_interpolation+0x1e>
		return 0;

	if (value >= x2) // above or equal to upper bounds
   81c7c:	4290      	cmp	r0, r2
   81c7e:	d301      	bcc.n	81c84 <math_interpolation+0xc>
		return 100;
   81c80:	2064      	movs	r0, #100	; 0x64

	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
}
   81c82:	4770      	bx	lr
	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
   81c84:	1a40      	subs	r0, r0, r1
   81c86:	2364      	movs	r3, #100	; 0x64
   81c88:	fb03 f000 	mul.w	r0, r3, r0
   81c8c:	1a51      	subs	r1, r2, r1
   81c8e:	fbb0 f0f1 	udiv	r0, r0, r1
   81c92:	b2c0      	uxtb	r0, r0
   81c94:	4770      	bx	lr
		return 0;
   81c96:	2000      	movs	r0, #0
   81c98:	4770      	bx	lr
	...

00081c9c <math_interpolation_array>:
{
   81c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81ca0:	b087      	sub	sp, #28
   81ca2:	4604      	mov	r4, r0
   81ca4:	4688      	mov	r8, r1
   81ca6:	4615      	mov	r5, r2
   81ca8:	469b      	mov	fp, r3
	uint8_t RpmIndexLow = 0, MapIndexLow = 0;
   81caa:	2300      	movs	r3, #0
   81cac:	f88d 3017 	strb.w	r3, [sp, #23]
   81cb0:	f88d 3016 	strb.w	r3, [sp, #22]
	uint8_t RpmIndexHigh = THREE_D_TABLE_SIZE - 1, MapIndexHigh = THREE_D_TABLE_SIZE - 1;
   81cb4:	230f      	movs	r3, #15
   81cb6:	f88d 3015 	strb.w	r3, [sp, #21]
   81cba:	f88d 3014 	strb.w	r3, [sp, #20]
	math_find_interpolation_index(Current->Xbin, Rpm, &RpmIndexLow, &RpmIndexHigh, RPM_SCALER, THREE_D_TABLE_SIZE);
   81cbe:	2710      	movs	r7, #16
   81cc0:	9701      	str	r7, [sp, #4]
   81cc2:	2364      	movs	r3, #100	; 0x64
   81cc4:	9300      	str	r3, [sp, #0]
   81cc6:	f10d 0315 	add.w	r3, sp, #21
   81cca:	f10d 0217 	add.w	r2, sp, #23
   81cce:	4601      	mov	r1, r0
   81cd0:	6868      	ldr	r0, [r5, #4]
   81cd2:	4e29      	ldr	r6, [pc, #164]	; (81d78 <math_interpolation_array+0xdc>)
   81cd4:	47b0      	blx	r6
	math_find_interpolation_index(Current->Ybin, Map, &MapIndexLow, &MapIndexHigh, 1, THREE_D_TABLE_SIZE);
   81cd6:	9701      	str	r7, [sp, #4]
   81cd8:	2301      	movs	r3, #1
   81cda:	9300      	str	r3, [sp, #0]
   81cdc:	ab05      	add	r3, sp, #20
   81cde:	f10d 0216 	add.w	r2, sp, #22
   81ce2:	f8cd 800c 	str.w	r8, [sp, #12]
   81ce6:	4641      	mov	r1, r8
   81ce8:	68a8      	ldr	r0, [r5, #8]
   81cea:	47b0      	blx	r6
	uint8_t RpmWeight = math_interpolation(Rpm, Current->Xbin[RpmIndexLow] * RPM_SCALER, Current->Xbin[RpmIndexHigh] * RPM_SCALER);
   81cec:	686b      	ldr	r3, [r5, #4]
   81cee:	f89d 7017 	ldrb.w	r7, [sp, #23]
   81cf2:	f89d 6015 	ldrb.w	r6, [sp, #21]
   81cf6:	5d9a      	ldrb	r2, [r3, r6]
   81cf8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81cfc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81d00:	0092      	lsls	r2, r2, #2
   81d02:	b292      	uxth	r2, r2
   81d04:	5dd9      	ldrb	r1, [r3, r7]
   81d06:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81d0a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81d0e:	0089      	lsls	r1, r1, #2
   81d10:	b289      	uxth	r1, r1
   81d12:	4620      	mov	r0, r4
   81d14:	f8df a064 	ldr.w	sl, [pc, #100]	; 81d7c <math_interpolation_array+0xe0>
   81d18:	47d0      	blx	sl
   81d1a:	4604      	mov	r4, r0
	uint8_t MapWeight = math_interpolation(Map, Current->Ybin[MapIndexLow], Current->Ybin[MapIndexHigh]);
   81d1c:	68ab      	ldr	r3, [r5, #8]
   81d1e:	f89d 9016 	ldrb.w	r9, [sp, #22]
   81d22:	f89d 8014 	ldrb.w	r8, [sp, #20]
   81d26:	f813 2008 	ldrb.w	r2, [r3, r8]
   81d2a:	f813 1009 	ldrb.w	r1, [r3, r9]
   81d2e:	9803      	ldr	r0, [sp, #12]
   81d30:	47d0      	blx	sl
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81d32:	682b      	ldr	r3, [r5, #0]
   81d34:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
   81d38:	f1c4 0164 	rsb	r1, r4, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81d3c:	f853 5028 	ldr.w	r5, [r3, r8, lsl #2]
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81d40:	5dd3      	ldrb	r3, [r2, r7]
	uint32_t calc2 = (uint32_t)Current->Table[MapIndexLow][RpmIndexHigh] * (100 - MapWeight) * (RpmWeight);
   81d42:	5d92      	ldrb	r2, [r2, r6]
   81d44:	fb04 f202 	mul.w	r2, r4, r2
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81d48:	fb01 2303 	mla	r3, r1, r3, r2
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81d4c:	f1c0 0e64 	rsb	lr, r0, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81d50:	5dea      	ldrb	r2, [r5, r7]
	uint32_t calc4 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexHigh] * (MapWeight) * (RpmWeight);
   81d52:	5dad      	ldrb	r5, [r5, r6]
   81d54:	fb04 f405 	mul.w	r4, r4, r5
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81d58:	fb01 4402 	mla	r4, r1, r2, r4
   81d5c:	fb00 f004 	mul.w	r0, r0, r4
   81d60:	fb0e 0003 	mla	r0, lr, r3, r0
   81d64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81d68:	fb93 fbfb 	sdiv	fp, r3, fp
   81d6c:	fbb0 f0fb 	udiv	r0, r0, fp
}
   81d70:	b280      	uxth	r0, r0
   81d72:	b007      	add	sp, #28
   81d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d78:	00081c39 	.word	0x00081c39
   81d7c:	00081c79 	.word	0x00081c79

00081d80 <math_interpolation_vector>:
{
   81d80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81d84:	b085      	sub	sp, #20
   81d86:	4681      	mov	r9, r0
   81d88:	460d      	mov	r5, r1
   81d8a:	4617      	mov	r7, r2
   81d8c:	4698      	mov	r8, r3
   81d8e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	uint8_t IndexLow = 0;
   81d92:	2300      	movs	r3, #0
   81d94:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t IndexHigh = Len - 1;
   81d98:	1e51      	subs	r1, r2, #1
   81d9a:	ab04      	add	r3, sp, #16
   81d9c:	f803 1d02 	strb.w	r1, [r3, #-2]!
	math_find_interpolation_index(LookUp, Value, &IndexLow, &IndexHigh, Scaler, Len);
   81da0:	9201      	str	r2, [sp, #4]
   81da2:	f8cd 8000 	str.w	r8, [sp]
   81da6:	f10d 020f 	add.w	r2, sp, #15
   81daa:	4639      	mov	r1, r7
   81dac:	4c13      	ldr	r4, [pc, #76]	; (81dfc <math_interpolation_vector+0x7c>)
   81dae:	47a0      	blx	r4
	uint8_t Weight = math_interpolation(Value, LookUp[IndexLow] * Scaler, LookUp[IndexHigh] * Scaler);
   81db0:	f89d 600f 	ldrb.w	r6, [sp, #15]
   81db4:	f89d 400e 	ldrb.w	r4, [sp, #14]
   81db8:	f819 2004 	ldrb.w	r2, [r9, r4]
   81dbc:	fb02 f208 	mul.w	r2, r2, r8
   81dc0:	f819 1006 	ldrb.w	r1, [r9, r6]
   81dc4:	fb01 f108 	mul.w	r1, r1, r8
   81dc8:	b292      	uxth	r2, r2
   81dca:	b289      	uxth	r1, r1
   81dcc:	4638      	mov	r0, r7
   81dce:	4b0c      	ldr	r3, [pc, #48]	; (81e00 <math_interpolation_vector+0x80>)
   81dd0:	4798      	blx	r3
	uint16_t calc1 = (uint32_t)Calculate[IndexLow] * (100 - Weight);
   81dd2:	5dab      	ldrb	r3, [r5, r6]
   81dd4:	f1c0 0264 	rsb	r2, r0, #100	; 0x64
   81dd8:	fb03 f302 	mul.w	r3, r3, r2
	return (calc1 + calc2) / 100;
   81ddc:	b29b      	uxth	r3, r3
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
   81dde:	5d2a      	ldrb	r2, [r5, r4]
   81de0:	fb02 f000 	mul.w	r0, r2, r0
	return (calc1 + calc2) / 100;
   81de4:	b280      	uxth	r0, r0
   81de6:	4403      	add	r3, r0
   81de8:	4806      	ldr	r0, [pc, #24]	; (81e04 <math_interpolation_vector+0x84>)
   81dea:	fb80 2003 	smull	r2, r0, r0, r3
   81dee:	17db      	asrs	r3, r3, #31
   81df0:	ebc3 1060 	rsb	r0, r3, r0, asr #5
}
   81df4:	b280      	uxth	r0, r0
   81df6:	b005      	add	sp, #20
   81df8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81dfc:	00081c39 	.word	0x00081c39
   81e00:	00081c79 	.word	0x00081c79
   81e04:	51eb851f 	.word	0x51eb851f

00081e08 <math_sum_with_overflow_protection>:

uint32_t math_sum_with_overflow_protection(uint32_t counter, uint32_t pulsewidth)
{
	uint32_t sum = counter + pulsewidth;
	if (sum < counter)
   81e08:	1840      	adds	r0, r0, r1
		return pulsewidth - (UINT32_T_MAX - counter);
   81e0a:	bf28      	it	cs
   81e0c:	3001      	addcs	r0, #1
	else
		return sum;
	// return ((a+b) < a) ? (UINT_MAX - a) : (a+b);
}
   81e0e:	4770      	bx	lr

00081e10 <math_convert_degree_to_teeth_count>:
// Calculate the amount of teeth to skip for the next event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint8_t math_convert_degree_to_teeth_count(uint16_t degree)
{
	uint32_t temp = degree * engine_config4.TriggerTeethCount / CRANK_DEGREE_RESOLUTION;
   81e10:	4b06      	ldr	r3, [pc, #24]	; (81e2c <math_convert_degree_to_teeth_count+0x1c>)
   81e12:	7bdb      	ldrb	r3, [r3, #15]
   81e14:	fb03 f000 	mul.w	r0, r3, r0
   81e18:	4b05      	ldr	r3, [pc, #20]	; (81e30 <math_convert_degree_to_teeth_count+0x20>)
   81e1a:	fb83 2300 	smull	r2, r3, r3, r0
   81e1e:	4403      	add	r3, r0
   81e20:	17c0      	asrs	r0, r0, #31
   81e22:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
	// 		uart_transfer('C'); uart_print_int(temp); uart_new_line();
	// 		uart_transfer('R'); uart_print_int(temp1); uart_new_line();
	// 	}
	
	return (uint8_t) temp;
}
   81e26:	b2c0      	uxtb	r0, r0
   81e28:	4770      	bx	lr
   81e2a:	bf00      	nop
   81e2c:	20071130 	.word	0x20071130
   81e30:	91a2b3c5 	.word	0x91a2b3c5

00081e34 <math_convert_pulsewidth_to_crank_degrees>:
	return (uint32_t) temp; 
}

// Returns crank degrees in .1 resolution (36.1 = 361)
uint32_t math_convert_pulsewidth_to_crank_degrees(uint32_t PW)
{
   81e34:	b538      	push	{r3, r4, r5, lr}
	uint32_t PWCounts = math_convert_pulsewidth_to_timer_counts(PW);
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81e36:	4b08      	ldr	r3, [pc, #32]	; (81e58 <math_convert_pulsewidth_to_crank_degrees+0x24>)
   81e38:	681c      	ldr	r4, [r3, #0]
	uint64_t temp = ((uint64_t) PW * GLOBAL_TIMER_FREQ) / 10000000;
   81e3a:	4a08      	ldr	r2, [pc, #32]	; (81e5c <math_convert_pulsewidth_to_crank_degrees+0x28>)
   81e3c:	2300      	movs	r3, #0
   81e3e:	4908      	ldr	r1, [pc, #32]	; (81e60 <math_convert_pulsewidth_to_crank_degrees+0x2c>)
   81e40:	fba0 0101 	umull	r0, r1, r0, r1
   81e44:	4d07      	ldr	r5, [pc, #28]	; (81e64 <math_convert_pulsewidth_to_crank_degrees+0x30>)
   81e46:	47a8      	blx	r5
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81e48:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   81e4c:	fb03 f000 	mul.w	r0, r3, r0
}
   81e50:	fbb0 f0f4 	udiv	r0, r0, r4
   81e54:	bd38      	pop	{r3, r4, r5, pc}
   81e56:	bf00      	nop
   81e58:	200709d8 	.word	0x200709d8
   81e5c:	00989680 	.word	0x00989680
   81e60:	00280de8 	.word	0x00280de8
   81e64:	000837ad 	.word	0x000837ad

00081e68 <math_find_event_tooth_from_number_of_teeths>:

uint8_t math_find_event_tooth_from_number_of_teeths(uint16_t CurrentCrankTooth, uint32_t *EventTooth, uint16_t NumberOfTeeths) // Find the event tooth(initiate timer tooth) from current tooth
{
   81e68:	b5f0      	push	{r4, r5, r6, r7, lr}
   81e6a:	4603      	mov	r3, r0
	uint8_t TriggerTeethMinusMiss = engine_config4.TriggerTeethCount - engine_config4.MissingTeethCount;
   81e6c:	4813      	ldr	r0, [pc, #76]	; (81ebc <math_find_event_tooth_from_number_of_teeths+0x54>)
   81e6e:	7bc6      	ldrb	r6, [r0, #15]
   81e70:	7c00      	ldrb	r0, [r0, #16]
   81e72:	1a36      	subs	r6, r6, r0
// 			uart_print_string("EventTooth: "); uart_print_int(EventTooth); uart_new_line();
// 			uart_print_string("EventTooth*: "); uart_print_int(*EventTooth); uart_new_line();
// 		}
// 	}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81e74:	b302      	cbz	r2, 81eb8 <math_find_event_tooth_from_number_of_teeths+0x50>
   81e76:	b2f6      	uxtb	r6, r6
   81e78:	4617      	mov	r7, r2
   81e7a:	2200      	movs	r2, #0
   81e7c:	4610      	mov	r0, r2
	{
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81e7e:	f8df e03c 	ldr.w	lr, [pc, #60]	; 81ebc <math_find_event_tooth_from_number_of_teeths+0x54>
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81e82:	b2b6      	uxth	r6, r6
		{
			(*EventTooth)++;
			NrOfMissingTeethsAtEvent = 0;
   81e84:	4694      	mov	ip, r2
   81e86:	e006      	b.n	81e96 <math_find_event_tooth_from_number_of_teeths+0x2e>
		}
		else // counting missing tooth for timer 
		{
			NrOfMissingTeethsAtEvent++;
   81e88:	3001      	adds	r0, #1
   81e8a:	b2c0      	uxtb	r0, r0
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81e8c:	3201      	adds	r2, #1
   81e8e:	b2d2      	uxtb	r2, r2
   81e90:	b294      	uxth	r4, r2
   81e92:	42bc      	cmp	r4, r7
   81e94:	d20f      	bcs.n	81eb6 <math_find_event_tooth_from_number_of_teeths+0x4e>
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81e96:	f89e 400f 	ldrb.w	r4, [lr, #15]
   81e9a:	b2e4      	uxtb	r4, r4
   81e9c:	1c5d      	adds	r5, r3, #1
   81e9e:	fb95 f3f4 	sdiv	r3, r5, r4
   81ea2:	fb04 5313 	mls	r3, r4, r3, r5
   81ea6:	b29b      	uxth	r3, r3
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81ea8:	42b3      	cmp	r3, r6
   81eaa:	d2ed      	bcs.n	81e88 <math_find_event_tooth_from_number_of_teeths+0x20>
			(*EventTooth)++;
   81eac:	6808      	ldr	r0, [r1, #0]
   81eae:	3001      	adds	r0, #1
   81eb0:	6008      	str	r0, [r1, #0]
			NrOfMissingTeethsAtEvent = 0;
   81eb2:	4660      	mov	r0, ip
   81eb4:	e7ea      	b.n	81e8c <math_find_event_tooth_from_number_of_teeths+0x24>
   81eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
   81eb8:	2000      	movs	r0, #0
		}
	}
	// TODO: Check if CurrentCrankTooth is between 22 - 23 if so, change a variable pointer !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	return NrOfMissingTeethsAtEvent;
   81eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81ebc:	20071130 	.word	0x20071130

00081ec0 <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   81ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81ec4:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81ec6:	4e0e      	ldr	r6, [pc, #56]	; (81f00 <sensors_init+0x40>)
   81ec8:	f8df 8040 	ldr.w	r8, [pc, #64]	; 81f0c <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81ecc:	4f0d      	ldr	r7, [pc, #52]	; (81f04 <sensors_init+0x44>)
   81ece:	b2a5      	uxth	r5, r4
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81ed0:	f505 7058 	add.w	r0, r5, #864	; 0x360
   81ed4:	b280      	uxth	r0, r0
   81ed6:	47b0      	blx	r6
   81ed8:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81edc:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   81ee0:	b280      	uxth	r0, r0
   81ee2:	47b0      	blx	r6
   81ee4:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81ee6:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   81eea:	b280      	uxth	r0, r0
   81eec:	47b0      	blx	r6
   81eee:	4b06      	ldr	r3, [pc, #24]	; (81f08 <sensors_init+0x48>)
   81ef0:	5518      	strb	r0, [r3, r4]
   81ef2:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81ef4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81ef8:	d1e9      	bne.n	81ece <sensors_init+0xe>
	}
}
   81efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81efe:	bf00      	nop
   81f00:	00081105 	.word	0x00081105
   81f04:	20071ab0 	.word	0x20071ab0
   81f08:	20071f44 	.word	0x20071f44
   81f0c:	20071628 	.word	0x20071628

00081f10 <sensors_read_adc>:

void sensors_read_adc(void)
{
   81f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine_realtime.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81f14:	4d28      	ldr	r5, [pc, #160]	; (81fb8 <sensors_read_adc+0xa8>)
   81f16:	2103      	movs	r1, #3
   81f18:	4628      	mov	r0, r5
   81f1a:	4e28      	ldr	r6, [pc, #160]	; (81fbc <sensors_read_adc+0xac>)
   81f1c:	47b0      	blx	r6
   81f1e:	4b28      	ldr	r3, [pc, #160]	; (81fc0 <sensors_read_adc+0xb0>)
   81f20:	5c1b      	ldrb	r3, [r3, r0]
   81f22:	b2db      	uxtb	r3, r3
   81f24:	4c27      	ldr	r4, [pc, #156]	; (81fc4 <sensors_read_adc+0xb4>)
   81f26:	71e3      	strb	r3, [r4, #7]
	engine_realtime.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81f28:	2103      	movs	r1, #3
   81f2a:	f105 000c 	add.w	r0, r5, #12
   81f2e:	47b0      	blx	r6
   81f30:	4b25      	ldr	r3, [pc, #148]	; (81fc8 <sensors_read_adc+0xb8>)
   81f32:	5c1b      	ldrb	r3, [r3, r0]
   81f34:	b2db      	uxtb	r3, r3
   81f36:	71a3      	strb	r3, [r4, #6]
	engine_realtime.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81f38:	2103      	movs	r1, #3
   81f3a:	1da8      	adds	r0, r5, #6
   81f3c:	47b0      	blx	r6
   81f3e:	4b23      	ldr	r3, [pc, #140]	; (81fcc <sensors_read_adc+0xbc>)
   81f40:	5c1b      	ldrb	r3, [r3, r0]
   81f42:	b2db      	uxtb	r3, r3
   81f44:	72a3      	strb	r3, [r4, #10]
	engine_realtime.Map = math_map_adc(engine_config2.MapMin, engine_config2.MapMax, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81f46:	4f22      	ldr	r7, [pc, #136]	; (81fd0 <sensors_read_adc+0xc0>)
   81f48:	f897 803d 	ldrb.w	r8, [r7, #61]	; 0x3d
   81f4c:	fa5f f888 	uxtb.w	r8, r8
   81f50:	f8b7 903e 	ldrh.w	r9, [r7, #62]	; 0x3e
   81f54:	fa1f f989 	uxth.w	r9, r9
   81f58:	2103      	movs	r1, #3
   81f5a:	f105 0012 	add.w	r0, r5, #18
   81f5e:	47b0      	blx	r6
   81f60:	4602      	mov	r2, r0
   81f62:	4649      	mov	r1, r9
   81f64:	4640      	mov	r0, r8
   81f66:	f8df 8070 	ldr.w	r8, [pc, #112]	; 81fd8 <sensors_read_adc+0xc8>
   81f6a:	47c0      	blx	r8
   81f6c:	b280      	uxth	r0, r0
   81f6e:	80a0      	strh	r0, [r4, #4]
	engine_realtime.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit 
   81f70:	3d18      	subs	r5, #24
   81f72:	2103      	movs	r1, #3
   81f74:	4628      	mov	r0, r5
   81f76:	47b0      	blx	r6
   81f78:	f3c0 0087 	ubfx	r0, r0, #2, #8
   81f7c:	7220      	strb	r0, [r4, #8]
	engine_realtime.Tps = math_map(0, 100, engine_realtime.TpsAdc - engine_config2.TpsMin, engine_config2.TpsMax - engine_config2.TpsMin);
   81f7e:	7a21      	ldrb	r1, [r4, #8]
   81f80:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
   81f84:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
   81f88:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
   81f8c:	1a1b      	subs	r3, r3, r0
   81f8e:	b29b      	uxth	r3, r3
   81f90:	1a8a      	subs	r2, r1, r2
   81f92:	2164      	movs	r1, #100	; 0x64
   81f94:	2000      	movs	r0, #0
   81f96:	4f0f      	ldr	r7, [pc, #60]	; (81fd4 <sensors_read_adc+0xc4>)
   81f98:	47b8      	blx	r7
   81f9a:	b2c0      	uxtb	r0, r0
   81f9c:	7620      	strb	r0, [r4, #24]
	engine_realtime.BattVolt = math_map_adc(0, 160, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   81f9e:	2103      	movs	r1, #3
   81fa0:	f105 0048 	add.w	r0, r5, #72	; 0x48
   81fa4:	47b0      	blx	r6
   81fa6:	4602      	mov	r2, r0
   81fa8:	21a0      	movs	r1, #160	; 0xa0
   81faa:	2000      	movs	r0, #0
   81fac:	47c0      	blx	r8
   81fae:	b2c0      	uxtb	r0, r0
   81fb0:	7260      	strb	r0, [r4, #9]
   81fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81fb6:	bf00      	nop
   81fb8:	20071a44 	.word	0x20071a44
   81fbc:	00081b71 	.word	0x00081b71
   81fc0:	20071628 	.word	0x20071628
   81fc4:	20071574 	.word	0x20071574
   81fc8:	20071ab0 	.word	0x20071ab0
   81fcc:	20071f44 	.word	0x20071f44
   81fd0:	200710e4 	.word	0x200710e4
   81fd4:	00081b5f 	.word	0x00081b5f
   81fd8:	00081b55 	.word	0x00081b55

00081fdc <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   81fdc:	b508      	push	{r3, lr}
   81fde:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   81fe0:	4602      	mov	r2, r0
   81fe2:	4618      	mov	r0, r3
   81fe4:	4b01      	ldr	r3, [pc, #4]	; (81fec <storage_struct_read_eeprom_init+0x10>)
   81fe6:	4798      	blx	r3
   81fe8:	bd08      	pop	{r3, pc}
   81fea:	bf00      	nop
   81fec:	00080241 	.word	0x00080241

00081ff0 <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81ff0:	b141      	cbz	r1, 82004 <storage_init_struct_to_zero+0x14>
   81ff2:	1e43      	subs	r3, r0, #1
   81ff4:	1e4a      	subs	r2, r1, #1
   81ff6:	b292      	uxth	r2, r2
   81ff8:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   81ffa:	2200      	movs	r2, #0
   81ffc:	f803 2f01 	strb.w	r2, [r3, #1]!
	 for (uint16_t i = 0; i < ConfigLen; i++)
   82000:	4283      	cmp	r3, r0
   82002:	d1fb      	bne.n	81ffc <storage_init_struct_to_zero+0xc>
   82004:	4770      	bx	lr
	...

00082008 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   82008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8200c:	4607      	mov	r7, r0
   8200e:	460e      	mov	r6, r1
   82010:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   82012:	0090      	lsls	r0, r2, #2
   82014:	4b13      	ldr	r3, [pc, #76]	; (82064 <tables_Table3D_alloc_mem+0x5c>)
   82016:	4798      	blx	r3
   82018:	6038      	str	r0, [r7, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   8201a:	f1b9 0f00 	cmp.w	r9, #0
   8201e:	d011      	beq.n	82044 <tables_Table3D_alloc_mem+0x3c>
   82020:	f109 38ff 	add.w	r8, r9, #4294967295
   82024:	fa5f f888 	uxtb.w	r8, r8
   82028:	f108 0801 	add.w	r8, r8, #1
   8202c:	ea4f 0888 	mov.w	r8, r8, lsl #2
   82030:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   82032:	f8df a030 	ldr.w	sl, [pc, #48]	; 82064 <tables_Table3D_alloc_mem+0x5c>
   82036:	683d      	ldr	r5, [r7, #0]
   82038:	4630      	mov	r0, r6
   8203a:	47d0      	blx	sl
   8203c:	5128      	str	r0, [r5, r4]
   8203e:	3404      	adds	r4, #4
	for (uint8_t i = 0; i < Ysize; i++)
   82040:	4544      	cmp	r4, r8
   82042:	d1f8      	bne.n	82036 <tables_Table3D_alloc_mem+0x2e>
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   82044:	4630      	mov	r0, r6
   82046:	4c07      	ldr	r4, [pc, #28]	; (82064 <tables_Table3D_alloc_mem+0x5c>)
   82048:	47a0      	blx	r4
   8204a:	6078      	str	r0, [r7, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   8204c:	4648      	mov	r0, r9
   8204e:	47a0      	blx	r4
   82050:	60b8      	str	r0, [r7, #8]
	Current->Xsize = Xsize;
   82052:	733e      	strb	r6, [r7, #12]
	Current->Ysize = Ysize;
   82054:	f887 900d 	strb.w	r9, [r7, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   82058:	fb09 6606 	mla	r6, r9, r6, r6
   8205c:	444e      	add	r6, r9
   8205e:	81fe      	strh	r6, [r7, #14]
   82060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82064:	00083b0d 	.word	0x00083b0d

00082068 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   82068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8206a:	4605      	mov	r5, r0
   8206c:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   8206e:	7b43      	ldrb	r3, [r0, #13]
   82070:	b17b      	cbz	r3, 82092 <tables_Table3D_read_eeprom+0x2a>
   82072:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   82074:	4f0d      	ldr	r7, [pc, #52]	; (820ac <tables_Table3D_read_eeprom+0x44>)
   82076:	682b      	ldr	r3, [r5, #0]
   82078:	4632      	mov	r2, r6
   8207a:	7b29      	ldrb	r1, [r5, #12]
   8207c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   82080:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   82082:	7b2a      	ldrb	r2, [r5, #12]
   82084:	4432      	add	r2, r6
   82086:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82088:	3401      	adds	r4, #1
   8208a:	b2e4      	uxtb	r4, r4
   8208c:	7b6b      	ldrb	r3, [r5, #13]
   8208e:	42a3      	cmp	r3, r4
   82090:	d8f1      	bhi.n	82076 <tables_Table3D_read_eeprom+0xe>
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   82092:	4632      	mov	r2, r6
   82094:	7b29      	ldrb	r1, [r5, #12]
   82096:	6868      	ldr	r0, [r5, #4]
   82098:	4c04      	ldr	r4, [pc, #16]	; (820ac <tables_Table3D_read_eeprom+0x44>)
   8209a:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   8209c:	7b2a      	ldrb	r2, [r5, #12]
   8209e:	4432      	add	r2, r6
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   820a0:	b292      	uxth	r2, r2
   820a2:	7b69      	ldrb	r1, [r5, #13]
   820a4:	68a8      	ldr	r0, [r5, #8]
   820a6:	47a0      	blx	r4
   820a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   820aa:	bf00      	nop
   820ac:	00081fdd 	.word	0x00081fdd

000820b0 <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   820b0:	b538      	push	{r3, r4, r5, lr}
   820b2:	4604      	mov	r4, r0
   820b4:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   820b6:	4b03      	ldr	r3, [pc, #12]	; (820c4 <tables_Table3D_init+0x14>)
   820b8:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   820ba:	4629      	mov	r1, r5
   820bc:	4620      	mov	r0, r4
   820be:	4b02      	ldr	r3, [pc, #8]	; (820c8 <tables_Table3D_init+0x18>)
   820c0:	4798      	blx	r3
   820c2:	bd38      	pop	{r3, r4, r5, pc}
   820c4:	00082009 	.word	0x00082009
   820c8:	00082069 	.word	0x00082069

000820cc <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   820cc:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   820ce:	2300      	movs	r3, #0
   820d0:	2210      	movs	r2, #16
   820d2:	4611      	mov	r1, r2
   820d4:	4807      	ldr	r0, [pc, #28]	; (820f4 <table_init+0x28>)
   820d6:	4c08      	ldr	r4, [pc, #32]	; (820f8 <table_init+0x2c>)
   820d8:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   820da:	f44f 7390 	mov.w	r3, #288	; 0x120
   820de:	2210      	movs	r2, #16
   820e0:	4611      	mov	r1, r2
   820e2:	4806      	ldr	r0, [pc, #24]	; (820fc <table_init+0x30>)
   820e4:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   820e6:	f44f 7310 	mov.w	r3, #576	; 0x240
   820ea:	2210      	movs	r2, #16
   820ec:	4611      	mov	r1, r2
   820ee:	4804      	ldr	r0, [pc, #16]	; (82100 <table_init+0x34>)
   820f0:	47a0      	blx	r4
   820f2:	bd10      	pop	{r4, pc}
   820f4:	20071014 	.word	0x20071014
   820f8:	000820b1 	.word	0x000820b1
   820fc:	20071eb4 	.word	0x20071eb4
   82100:	20071f1c 	.word	0x20071f1c

00082104 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   82104:	2808      	cmp	r0, #8
   82106:	d900      	bls.n	8210a <timer_init+0x6>
   82108:	4770      	bx	lr
{
   8210a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8210e:	461f      	mov	r7, r3
   82110:	4616      	mov	r6, r2
   82112:	4688      	mov	r8, r1
   82114:	4605      	mov	r5, r0
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   82116:	f100 0a1b 	add.w	sl, r0, #27
   8211a:	4650      	mov	r0, sl
   8211c:	4b16      	ldr	r3, [pc, #88]	; (82178 <timer_init+0x74>)
   8211e:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   82120:	2d02      	cmp	r5, #2
   82122:	d925      	bls.n	82170 <timer_init+0x6c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   82124:	4b15      	ldr	r3, [pc, #84]	; (8217c <timer_init+0x78>)
   82126:	4a16      	ldr	r2, [pc, #88]	; (82180 <timer_init+0x7c>)
   82128:	2d05      	cmp	r5, #5
   8212a:	bf94      	ite	ls
   8212c:	4691      	movls	r9, r2
   8212e:	4699      	movhi	r9, r3
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   82130:	4c14      	ldr	r4, [pc, #80]	; (82184 <timer_init+0x80>)
   82132:	fba4 3405 	umull	r3, r4, r4, r5
   82136:	0864      	lsrs	r4, r4, #1
   82138:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   8213c:	1b2c      	subs	r4, r5, r4
   8213e:	4642      	mov	r2, r8
   82140:	4621      	mov	r1, r4
   82142:	4648      	mov	r0, r9
   82144:	4b10      	ldr	r3, [pc, #64]	; (82188 <timer_init+0x84>)
   82146:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   82148:	4639      	mov	r1, r7
   8214a:	4650      	mov	r0, sl
   8214c:	4b0f      	ldr	r3, [pc, #60]	; (8218c <timer_init+0x88>)
   8214e:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   82150:	4632      	mov	r2, r6
   82152:	4621      	mov	r1, r4
   82154:	4648      	mov	r0, r9
   82156:	4b0e      	ldr	r3, [pc, #56]	; (82190 <timer_init+0x8c>)
   82158:	4798      	blx	r3
	
	tc_start(Timer, (TimerChannel%3));
   8215a:	4621      	mov	r1, r4
   8215c:	4648      	mov	r0, r9
   8215e:	4b0d      	ldr	r3, [pc, #52]	; (82194 <timer_init+0x90>)
   82160:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   82162:	2300      	movs	r3, #0
   82164:	4a0c      	ldr	r2, [pc, #48]	; (82198 <timer_init+0x94>)
   82166:	7013      	strb	r3, [r2, #0]
	millis = 0;
   82168:	4a0c      	ldr	r2, [pc, #48]	; (8219c <timer_init+0x98>)
   8216a:	6013      	str	r3, [r2, #0]
   8216c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Timer = TC0; 
   82170:	f8df 902c 	ldr.w	r9, [pc, #44]	; 821a0 <timer_init+0x9c>
   82174:	e7dc      	b.n	82130 <timer_init+0x2c>
   82176:	bf00      	nop
   82178:	000806f9 	.word	0x000806f9
   8217c:	40088000 	.word	0x40088000
   82180:	40084000 	.word	0x40084000
   82184:	aaaaaaab 	.word	0xaaaaaaab
   82188:	0008074d 	.word	0x0008074d
   8218c:	000817e5 	.word	0x000817e5
   82190:	0008077d 	.word	0x0008077d
   82194:	00080765 	.word	0x00080765
   82198:	20070a30 	.word	0x20070a30
   8219c:	200723fc 	.word	0x200723fc
   821a0:	40080000 	.word	0x40080000

000821a4 <timer_do_cylinder>:
}

void timer_do_cylinder(uint8_t CylinderNr)
{
   821a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//uart_transfer('a'); uart_print_int(CylinderNr); uart_new_line();
	struct cylinder_ *Cyl = &cylinder[CylinderNr];
	uint32_t CounterValue = Cyl->Tc_channel->TC_CV;
   821a6:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   821aa:	4b3b      	ldr	r3, [pc, #236]	; (82298 <timer_do_cylinder+0xf4>)
   821ac:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   821b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   821b2:	691a      	ldr	r2, [r3, #16]
	uint32_t TimerStatus = Cyl->Tc_channel->TC_SR;
   821b4:	6a1b      	ldr	r3, [r3, #32]
	if (TimerStatus & TC_SR_CPAS) // Compare register A ignition 1
   821b6:	f013 0f04 	tst.w	r3, #4
   821ba:	d00e      	beq.n	821da <timer_do_cylinder+0x36>
	{
		if (DwellFirstFlag)
   821bc:	4a37      	ldr	r2, [pc, #220]	; (8229c <timer_do_cylinder+0xf8>)
   821be:	7812      	ldrb	r2, [r2, #0]
   821c0:	2a00      	cmp	r2, #0
   821c2:	d02f      	beq.n	82224 <timer_do_cylinder+0x80>
		{
			Cyl->Ign_pio->PIO_SODR	=	Cyl->IgnOutputPin;			// Sets pin to high
   821c4:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   821c8:	4933      	ldr	r1, [pc, #204]	; (82298 <timer_do_cylinder+0xf4>)
   821ca:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   821ce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   821d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
   821d2:	630a      	str	r2, [r1, #48]	; 0x30
			DwellFirstFlag = FALSE;
   821d4:	2100      	movs	r1, #0
   821d6:	4a31      	ldr	r2, [pc, #196]	; (8229c <timer_do_cylinder+0xf8>)
   821d8:	7011      	strb	r1, [r2, #0]
		else
		{
			Cyl->Ign_pio->PIO_CODR	=	Cyl->IgnOutputPin;			// Sets pin PC19 to low
		}
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B injector 1
   821da:	f013 0f08 	tst.w	r3, #8
   821de:	d020      	beq.n	82222 <timer_do_cylinder+0x7e>
	{
		if (Cyl->InjEventPending)
   821e0:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   821e4:	4a2c      	ldr	r2, [pc, #176]	; (82298 <timer_do_cylinder+0xf4>)
   821e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   821ee:	2b00      	cmp	r3, #0
   821f0:	d030      	beq.n	82254 <timer_do_cylinder+0xb0>
		{
			Cyl->Inj_pio->PIO_SODR = Cyl->InjOutputPin;			// Sets pin to high
   821f2:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   821f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   821fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
   821fe:	6311      	str	r1, [r2, #48]	; 0x30
			Cyl->InjEventPending = FALSE;
   82200:	2200      	movs	r2, #0
   82202:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			debug_cylinder[CylinderNr].InjRealTimeTurnOnCount = Cyl->Tc_channel->TC_CV;
   82206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82208:	691a      	ldr	r2, [r3, #16]
   8220a:	4b25      	ldr	r3, [pc, #148]	; (822a0 <timer_do_cylinder+0xfc>)
   8220c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
   82210:	615a      	str	r2, [r3, #20]
		{
			Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to low
			debug_cylinder[CylinderNr].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
		}
		// TODO: NEEDS TO BE TESTED
		if (Cyl->InjEventOnSameTooth)							// Check if Off event is at the same tooth
   82212:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   82216:	4a20      	ldr	r2, [pc, #128]	; (82298 <timer_do_cylinder+0xf4>)
   82218:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8221c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   82220:	bb3b      	cbnz	r3, 82272 <timer_do_cylinder+0xce>
   82222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if (DwellSecondFlag)
   82224:	4a1f      	ldr	r2, [pc, #124]	; (822a4 <timer_do_cylinder+0x100>)
   82226:	7812      	ldrb	r2, [r2, #0]
   82228:	b15a      	cbz	r2, 82242 <timer_do_cylinder+0x9e>
			Cyl->Ign_pio->PIO_SODR	=	Cyl->IgnOutputPin;			// Sets pin to high
   8222a:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   8222e:	491a      	ldr	r1, [pc, #104]	; (82298 <timer_do_cylinder+0xf4>)
   82230:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   82234:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   82236:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82238:	630a      	str	r2, [r1, #48]	; 0x30
			DwellSecondFlag = FALSE;
   8223a:	2100      	movs	r1, #0
   8223c:	4a19      	ldr	r2, [pc, #100]	; (822a4 <timer_do_cylinder+0x100>)
   8223e:	7011      	strb	r1, [r2, #0]
   82240:	e7cb      	b.n	821da <timer_do_cylinder+0x36>
			Cyl->Ign_pio->PIO_CODR	=	Cyl->IgnOutputPin;			// Sets pin PC19 to low
   82242:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   82246:	4914      	ldr	r1, [pc, #80]	; (82298 <timer_do_cylinder+0xf4>)
   82248:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   8224c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   8224e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82250:	634a      	str	r2, [r1, #52]	; 0x34
   82252:	e7c2      	b.n	821da <timer_do_cylinder+0x36>
			Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to low
   82254:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   82258:	4a0f      	ldr	r2, [pc, #60]	; (82298 <timer_do_cylinder+0xf4>)
   8225a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8225e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   82260:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82262:	6351      	str	r1, [r2, #52]	; 0x34
			debug_cylinder[CylinderNr].InjRealTimeTurnOffCount = Cyl->Tc_channel->TC_CV;
   82264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82266:	691a      	ldr	r2, [r3, #16]
   82268:	4b0d      	ldr	r3, [pc, #52]	; (822a0 <timer_do_cylinder+0xfc>)
   8226a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
   8226e:	619a      	str	r2, [r3, #24]
   82270:	e7cf      	b.n	82212 <timer_do_cylinder+0x6e>
   82272:	4606      	mov	r6, r0
		{
			Cyl->Tc_channel->TC_RB = math_sum_with_overflow_protection(Cyl->Tc_channel->TC_CV, Cyl->InjCntTimingOff);
   82274:	4614      	mov	r4, r2
   82276:	0105      	lsls	r5, r0, #4
   82278:	1a2b      	subs	r3, r5, r0
   8227a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8227e:	6b9f      	ldr	r7, [r3, #56]	; 0x38
   82280:	6938      	ldr	r0, [r7, #16]
   82282:	6999      	ldr	r1, [r3, #24]
   82284:	4b08      	ldr	r3, [pc, #32]	; (822a8 <timer_do_cylinder+0x104>)
   82286:	4798      	blx	r3
   82288:	61b8      	str	r0, [r7, #24]
			Cyl->InjEventOnSameTooth = FALSE;
   8228a:	1bad      	subs	r5, r5, r6
   8228c:	eb04 0485 	add.w	r4, r4, r5, lsl #2
   82290:	2300      	movs	r3, #0
   82292:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	}
	if (TimerStatus & TC_SR_COVFS) // Overflow
	{ 
		// TODO: Necessary to handle the Overflow probably best to check when loading RA, RB and RC
	}
}
   82296:	e7c4      	b.n	82222 <timer_do_cylinder+0x7e>
   82298:	20070e34 	.word	0x20070e34
   8229c:	20072344 	.word	0x20072344
   822a0:	200715a4 	.word	0x200715a4
   822a4:	20070a31 	.word	0x20070a31
   822a8:	00081e09 	.word	0x00081e09

000822ac <TC0_Handler>:
	CPBS: RB Compare Status 
	CPCS: RC Compare Status                                             */
/************************************************************************/

// Cylinder handlers
void TC0_Handler(void) { timer_do_cylinder(CYLINDER_1_TIMER); }
   822ac:	b508      	push	{r3, lr}
   822ae:	2000      	movs	r0, #0
   822b0:	4b01      	ldr	r3, [pc, #4]	; (822b8 <TC0_Handler+0xc>)
   822b2:	4798      	blx	r3
   822b4:	bd08      	pop	{r3, pc}
   822b6:	bf00      	nop
   822b8:	000821a5 	.word	0x000821a5

000822bc <TC1_Handler>:
void TC1_Handler(void) { timer_do_cylinder(CYLINDER_2_TIMER); }
   822bc:	b508      	push	{r3, lr}
   822be:	2001      	movs	r0, #1
   822c0:	4b01      	ldr	r3, [pc, #4]	; (822c8 <TC1_Handler+0xc>)
   822c2:	4798      	blx	r3
   822c4:	bd08      	pop	{r3, pc}
   822c6:	bf00      	nop
   822c8:	000821a5 	.word	0x000821a5

000822cc <TC2_Handler>:
void TC2_Handler(void) { timer_do_cylinder(CYLINDER_3_TIMER); }
   822cc:	b508      	push	{r3, lr}
   822ce:	2002      	movs	r0, #2
   822d0:	4b01      	ldr	r3, [pc, #4]	; (822d8 <TC2_Handler+0xc>)
   822d2:	4798      	blx	r3
   822d4:	bd08      	pop	{r3, pc}
   822d6:	bf00      	nop
   822d8:	000821a5 	.word	0x000821a5

000822dc <TC3_Handler>:
void TC3_Handler(void) { timer_do_cylinder(CYLINDER_4_TIMER); }
   822dc:	b508      	push	{r3, lr}
   822de:	2003      	movs	r0, #3
   822e0:	4b01      	ldr	r3, [pc, #4]	; (822e8 <TC3_Handler+0xc>)
   822e2:	4798      	blx	r3
   822e4:	bd08      	pop	{r3, pc}
   822e6:	bf00      	nop
   822e8:	000821a5 	.word	0x000821a5

000822ec <TC4_Handler>:
void TC4_Handler(void) { timer_do_cylinder(CYLINDER_5_TIMER); }
   822ec:	b508      	push	{r3, lr}
   822ee:	2004      	movs	r0, #4
   822f0:	4b01      	ldr	r3, [pc, #4]	; (822f8 <TC4_Handler+0xc>)
   822f2:	4798      	blx	r3
   822f4:	bd08      	pop	{r3, pc}
   822f6:	bf00      	nop
   822f8:	000821a5 	.word	0x000821a5

000822fc <TC5_Handler>:
void TC5_Handler(void) { timer_do_cylinder(CYLINDER_6_TIMER); }
   822fc:	b508      	push	{r3, lr}
   822fe:	2005      	movs	r0, #5
   82300:	4b01      	ldr	r3, [pc, #4]	; (82308 <TC5_Handler+0xc>)
   82302:	4798      	blx	r3
   82304:	bd08      	pop	{r3, pc}
   82306:	bf00      	nop
   82308:	000821a5 	.word	0x000821a5

0008230c <TC6_Handler>:
void TC6_Handler(void) { timer_do_cylinder(CYLINDER_7_TIMER); }
   8230c:	b508      	push	{r3, lr}
   8230e:	2006      	movs	r0, #6
   82310:	4b01      	ldr	r3, [pc, #4]	; (82318 <TC6_Handler+0xc>)
   82312:	4798      	blx	r3
   82314:	bd08      	pop	{r3, pc}
   82316:	bf00      	nop
   82318:	000821a5 	.word	0x000821a5

0008231c <TC7_Handler>:
void TC7_Handler(void) { timer_do_cylinder(CYLINDER_8_TIMER); }
   8231c:	b508      	push	{r3, lr}
   8231e:	2007      	movs	r0, #7
   82320:	4b01      	ldr	r3, [pc, #4]	; (82328 <TC7_Handler+0xc>)
   82322:	4798      	blx	r3
   82324:	bd08      	pop	{r3, pc}
   82326:	bf00      	nop
   82328:	000821a5 	.word	0x000821a5

0008232c <TC8_Handler>:

// GLOBAL_TIMER
void TC8_Handler(void)
{
   8232c:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = TC2->TC_CHANNEL[2].TC_CV;
   8232e:	4b22      	ldr	r3, [pc, #136]	; (823b8 <TC8_Handler+0x8c>)
   82330:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
	// Read the current TC8 Status, Compare or overflow
	uint32_t TimerStatus = TC2->TC_CHANNEL[2].TC_SR;
   82334:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
	
	if (TimerStatus & TC_SR_CPAS) // Compare Register A ADC control
   82338:	f014 0f04 	tst.w	r4, #4
   8233c:	d10e      	bne.n	8235c <TC8_Handler+0x30>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
		adc_start(ADC);
		//uart_transfer('a');
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B extra
   8233e:	f014 0f08 	tst.w	r4, #8
   82342:	d004      	beq.n	8234e <TC8_Handler+0x22>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   82344:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   82348:	4a1b      	ldr	r2, [pc, #108]	; (823b8 <TC8_Handler+0x8c>)
   8234a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (TimerStatus & TC_SR_CPCS) // Compare register C interrupt per millisec
   8234e:	f014 0f10 	tst.w	r4, #16
   82352:	d111      	bne.n	82378 <TC8_Handler+0x4c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		millis++;
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (TimerStatus & TC_SR_COVFS)
   82354:	f014 0f01 	tst.w	r4, #1
   82358:	d119      	bne.n	8238e <TC8_Handler+0x62>
   8235a:	bd38      	pop	{r3, r4, r5, pc}
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   8235c:	4b17      	ldr	r3, [pc, #92]	; (823bc <TC8_Handler+0x90>)
   8235e:	881b      	ldrh	r3, [r3, #0]
   82360:	4a17      	ldr	r2, [pc, #92]	; (823c0 <TC8_Handler+0x94>)
   82362:	fb92 f2f3 	sdiv	r2, r2, r3
   82366:	442a      	add	r2, r5
   82368:	2102      	movs	r1, #2
   8236a:	4813      	ldr	r0, [pc, #76]	; (823b8 <TC8_Handler+0x8c>)
   8236c:	4b15      	ldr	r3, [pc, #84]	; (823c4 <TC8_Handler+0x98>)
   8236e:	4798      	blx	r3
		adc_start(ADC);
   82370:	4815      	ldr	r0, [pc, #84]	; (823c8 <TC8_Handler+0x9c>)
   82372:	4b16      	ldr	r3, [pc, #88]	; (823cc <TC8_Handler+0xa0>)
   82374:	4798      	blx	r3
   82376:	e7e2      	b.n	8233e <TC8_Handler+0x12>
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   82378:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   8237c:	2102      	movs	r1, #2
   8237e:	480e      	ldr	r0, [pc, #56]	; (823b8 <TC8_Handler+0x8c>)
   82380:	4b13      	ldr	r3, [pc, #76]	; (823d0 <TC8_Handler+0xa4>)
   82382:	4798      	blx	r3
		millis++;
   82384:	4a13      	ldr	r2, [pc, #76]	; (823d4 <TC8_Handler+0xa8>)
   82386:	6813      	ldr	r3, [r2, #0]
   82388:	3301      	adds	r3, #1
   8238a:	6013      	str	r3, [r2, #0]
   8238c:	e7e2      	b.n	82354 <TC8_Handler+0x28>
	{
		TC8_Overflow = TRUE;
   8238e:	2201      	movs	r2, #1
   82390:	4b11      	ldr	r3, [pc, #68]	; (823d8 <TC8_Handler+0xac>)
   82392:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82394:	4b09      	ldr	r3, [pc, #36]	; (823bc <TC8_Handler+0x90>)
   82396:	881b      	ldrh	r3, [r3, #0]
   82398:	4c07      	ldr	r4, [pc, #28]	; (823b8 <TC8_Handler+0x8c>)
   8239a:	4a09      	ldr	r2, [pc, #36]	; (823c0 <TC8_Handler+0x94>)
   8239c:	fb92 f2f3 	sdiv	r2, r2, r3
   823a0:	2102      	movs	r1, #2
   823a2:	4620      	mov	r0, r4
   823a4:	4b07      	ldr	r3, [pc, #28]	; (823c4 <TC8_Handler+0x98>)
   823a6:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   823a8:	f640 2241 	movw	r2, #2625	; 0xa41
   823ac:	2102      	movs	r1, #2
   823ae:	4620      	mov	r0, r4
   823b0:	4b07      	ldr	r3, [pc, #28]	; (823d0 <TC8_Handler+0xa4>)
   823b2:	4798      	blx	r3
		// TODO MAYBE
	}
}
   823b4:	e7d1      	b.n	8235a <TC8_Handler+0x2e>
   823b6:	bf00      	nop
   823b8:	40088000 	.word	0x40088000
   823bc:	20071aac 	.word	0x20071aac
   823c0:	00280de8 	.word	0x00280de8
   823c4:	0008076d 	.word	0x0008076d
   823c8:	400c0000 	.word	0x400c0000
   823cc:	000802e7 	.word	0x000802e7
   823d0:	00080775 	.word	0x00080775
   823d4:	200723fc 	.word	0x200723fc
   823d8:	20070a30 	.word	0x20070a30

000823dc <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   823dc:	22ff      	movs	r2, #255	; 0xff
   823de:	4b07      	ldr	r3, [pc, #28]	; (823fc <tunerstudio_init+0x20>)
   823e0:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   823e2:	2300      	movs	r3, #0
   823e4:	4a06      	ldr	r2, [pc, #24]	; (82400 <tunerstudio_init+0x24>)
   823e6:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   823e8:	4a06      	ldr	r2, [pc, #24]	; (82404 <tunerstudio_init+0x28>)
   823ea:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   823ec:	4a06      	ldr	r2, [pc, #24]	; (82408 <tunerstudio_init+0x2c>)
   823ee:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   823f0:	4a06      	ldr	r2, [pc, #24]	; (8240c <tunerstudio_init+0x30>)
   823f2:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   823f4:	4a06      	ldr	r2, [pc, #24]	; (82410 <tunerstudio_init+0x34>)
   823f6:	7013      	strb	r3, [r2, #0]
   823f8:	4770      	bx	lr
   823fa:	bf00      	nop
   823fc:	20070a24 	.word	0x20070a24
   82400:	200723f9 	.word	0x200723f9
   82404:	200709d6 	.word	0x200709d6
   82408:	20071eb2 	.word	0x20071eb2
   8240c:	20071ec4 	.word	0x20071ec4
   82410:	20071eb1 	.word	0x20071eb1

00082414 <tunerstudio_send_struct>:
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
   82414:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < ConfigLen; i++)
   82416:	b149      	cbz	r1, 8242c <tunerstudio_send_struct+0x18>
   82418:	1e44      	subs	r4, r0, #1
   8241a:	1e4d      	subs	r5, r1, #1
   8241c:	b2ad      	uxth	r5, r5
   8241e:	4405      	add	r5, r0
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
   82420:	4e04      	ldr	r6, [pc, #16]	; (82434 <tunerstudio_send_struct+0x20>)
   82422:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82426:	47b0      	blx	r6
	for (uint16_t i = 0; i < ConfigLen; i++)
   82428:	42ac      	cmp	r4, r5
   8242a:	d1fa      	bne.n	82422 <tunerstudio_send_struct+0xe>
	uart_enable_tx_interrupt();
   8242c:	4b02      	ldr	r3, [pc, #8]	; (82438 <tunerstudio_send_struct+0x24>)
   8242e:	4798      	blx	r3
   82430:	bd70      	pop	{r4, r5, r6, pc}
   82432:	bf00      	nop
   82434:	00082be1 	.word	0x00082be1
   82438:	00082bfd 	.word	0x00082bfd

0008243c <tunerstudio_send_Table3D>:
{
   8243c:	b570      	push	{r4, r5, r6, lr}
   8243e:	4605      	mov	r5, r0
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82440:	7b43      	ldrb	r3, [r0, #13]
   82442:	b15b      	cbz	r3, 8245c <tunerstudio_send_Table3D+0x20>
   82444:	2400      	movs	r4, #0
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
   82446:	4e09      	ldr	r6, [pc, #36]	; (8246c <tunerstudio_send_Table3D+0x30>)
   82448:	682b      	ldr	r3, [r5, #0]
   8244a:	7b29      	ldrb	r1, [r5, #12]
   8244c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   82450:	47b0      	blx	r6
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82452:	3401      	adds	r4, #1
   82454:	b2e4      	uxtb	r4, r4
   82456:	7b6b      	ldrb	r3, [r5, #13]
   82458:	42a3      	cmp	r3, r4
   8245a:	d8f5      	bhi.n	82448 <tunerstudio_send_Table3D+0xc>
	tunerstudio_send_struct(Current->Xbin, Current->Xsize);
   8245c:	7b29      	ldrb	r1, [r5, #12]
   8245e:	6868      	ldr	r0, [r5, #4]
   82460:	4c02      	ldr	r4, [pc, #8]	; (8246c <tunerstudio_send_Table3D+0x30>)
   82462:	47a0      	blx	r4
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
   82464:	7b69      	ldrb	r1, [r5, #13]
   82466:	68a8      	ldr	r0, [r5, #8]
   82468:	47a0      	blx	r4
   8246a:	bd70      	pop	{r4, r5, r6, pc}
   8246c:	00082415 	.word	0x00082415

00082470 <tunerstudio_send_page>:
{
   82470:	b508      	push	{r3, lr}
	switch(CurrPage)
   82472:	4b1b      	ldr	r3, [pc, #108]	; (824e0 <tunerstudio_send_page+0x70>)
   82474:	781b      	ldrb	r3, [r3, #0]
   82476:	3b01      	subs	r3, #1
   82478:	2b08      	cmp	r3, #8
   8247a:	d82f      	bhi.n	824dc <tunerstudio_send_page+0x6c>
   8247c:	e8df f003 	tbb	[pc, r3]
   82480:	120e0905 	.word	0x120e0905
   82484:	25201b17 	.word	0x25201b17
   82488:	2a          	.byte	0x2a
   82489:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_send_Table3D(&VE);										break;
   8248a:	4816      	ldr	r0, [pc, #88]	; (824e4 <tunerstudio_send_page+0x74>)
   8248c:	4b16      	ldr	r3, [pc, #88]	; (824e8 <tunerstudio_send_page+0x78>)
   8248e:	4798      	blx	r3
   82490:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG2:	tunerstudio_send_struct(&engine_config2, sizeof(engine_config2));	break;
   82492:	214a      	movs	r1, #74	; 0x4a
   82494:	4815      	ldr	r0, [pc, #84]	; (824ec <tunerstudio_send_page+0x7c>)
   82496:	4b16      	ldr	r3, [pc, #88]	; (824f0 <tunerstudio_send_page+0x80>)
   82498:	4798      	blx	r3
   8249a:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_send_Table3D(&IGN);										break;
   8249c:	4815      	ldr	r0, [pc, #84]	; (824f4 <tunerstudio_send_page+0x84>)
   8249e:	4b12      	ldr	r3, [pc, #72]	; (824e8 <tunerstudio_send_page+0x78>)
   824a0:	4798      	blx	r3
   824a2:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG4:	tunerstudio_send_struct(&engine_config4, sizeof(engine_config4));	break;
   824a4:	2140      	movs	r1, #64	; 0x40
   824a6:	4814      	ldr	r0, [pc, #80]	; (824f8 <tunerstudio_send_page+0x88>)
   824a8:	4b11      	ldr	r3, [pc, #68]	; (824f0 <tunerstudio_send_page+0x80>)
   824aa:	4798      	blx	r3
   824ac:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_send_Table3D(&AFR);										break;
   824ae:	4813      	ldr	r0, [pc, #76]	; (824fc <tunerstudio_send_page+0x8c>)
   824b0:	4b0d      	ldr	r3, [pc, #52]	; (824e8 <tunerstudio_send_page+0x78>)
   824b2:	4798      	blx	r3
   824b4:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG6:	tunerstudio_send_struct(&engine_config6, sizeof(engine_config6));	break;
   824b6:	2140      	movs	r1, #64	; 0x40
   824b8:	4811      	ldr	r0, [pc, #68]	; (82500 <tunerstudio_send_page+0x90>)
   824ba:	4b0d      	ldr	r3, [pc, #52]	; (824f0 <tunerstudio_send_page+0x80>)
   824bc:	4798      	blx	r3
   824be:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG7:	tunerstudio_send_struct(&engine_config7, sizeof(engine_config7));	break;
   824c0:	2140      	movs	r1, #64	; 0x40
   824c2:	4810      	ldr	r0, [pc, #64]	; (82504 <tunerstudio_send_page+0x94>)
   824c4:	4b0a      	ldr	r3, [pc, #40]	; (824f0 <tunerstudio_send_page+0x80>)
   824c6:	4798      	blx	r3
   824c8:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG8:	tunerstudio_send_struct(&engine_config8, sizeof(engine_config8));	break;
   824ca:	21a0      	movs	r1, #160	; 0xa0
   824cc:	480e      	ldr	r0, [pc, #56]	; (82508 <tunerstudio_send_page+0x98>)
   824ce:	4b08      	ldr	r3, [pc, #32]	; (824f0 <tunerstudio_send_page+0x80>)
   824d0:	4798      	blx	r3
   824d2:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG9:	tunerstudio_send_struct(&engine_config9, sizeof(engine_config9));	break;
   824d4:	21c0      	movs	r1, #192	; 0xc0
   824d6:	480d      	ldr	r0, [pc, #52]	; (8250c <tunerstudio_send_page+0x9c>)
   824d8:	4b05      	ldr	r3, [pc, #20]	; (824f0 <tunerstudio_send_page+0x80>)
   824da:	4798      	blx	r3
   824dc:	bd08      	pop	{r3, pc}
   824de:	bf00      	nop
   824e0:	20070a24 	.word	0x20070a24
   824e4:	20071014 	.word	0x20071014
   824e8:	0008243d 	.word	0x0008243d
   824ec:	200710e4 	.word	0x200710e4
   824f0:	00082415 	.word	0x00082415
   824f4:	20071f1c 	.word	0x20071f1c
   824f8:	20071130 	.word	0x20071130
   824fc:	20071eb4 	.word	0x20071eb4
   82500:	200709e4 	.word	0x200709e4
   82504:	20071ed4 	.word	0x20071ed4
   82508:	20072348 	.word	0x20072348
   8250c:	20071024 	.word	0x20071024

00082510 <tunerstudio_write_Table3D>:
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
	// table[line][column]
	if (!Offset2){ // Write data to table
   82510:	4b0d      	ldr	r3, [pc, #52]	; (82548 <tunerstudio_write_Table3D+0x38>)
   82512:	781b      	ldrb	r3, [r3, #0]
   82514:	b143      	cbz	r3, 82528 <tunerstudio_write_Table3D+0x18>
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
	}
	else 
	{
		if (Offset1 < THREE_D_TABLE_SIZE)
   82516:	4b0d      	ldr	r3, [pc, #52]	; (8254c <tunerstudio_write_Table3D+0x3c>)
   82518:	781b      	ldrb	r3, [r3, #0]
   8251a:	2b0f      	cmp	r3, #15
   8251c:	d910      	bls.n	82540 <tunerstudio_write_Table3D+0x30>
		{
			Current->Xbin[Offset1] = data;
		}
		else
		{
			Current->Ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   8251e:	6882      	ldr	r2, [r0, #8]
   82520:	4413      	add	r3, r2
   82522:	f803 1c10 	strb.w	r1, [r3, #-16]
		}
	}
}
   82526:	4770      	bx	lr
{
   82528:	b410      	push	{r4}
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
   8252a:	4b08      	ldr	r3, [pc, #32]	; (8254c <tunerstudio_write_Table3D+0x3c>)
   8252c:	781b      	ldrb	r3, [r3, #0]
   8252e:	091c      	lsrs	r4, r3, #4
   82530:	6802      	ldr	r2, [r0, #0]
   82532:	f003 030f 	and.w	r3, r3, #15
   82536:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
   8253a:	54d1      	strb	r1, [r2, r3]
}
   8253c:	bc10      	pop	{r4}
   8253e:	4770      	bx	lr
			Current->Xbin[Offset1] = data;
   82540:	6842      	ldr	r2, [r0, #4]
   82542:	54d1      	strb	r1, [r2, r3]
   82544:	4770      	bx	lr
   82546:	bf00      	nop
   82548:	20071ec4 	.word	0x20071ec4
   8254c:	20071eb2 	.word	0x20071eb2

00082550 <tunerstudio_write_data>:
{
   82550:	b508      	push	{r3, lr}
	switch(CurrPage)
   82552:	4b1c      	ldr	r3, [pc, #112]	; (825c4 <tunerstudio_write_data+0x74>)
   82554:	781b      	ldrb	r3, [r3, #0]
   82556:	3b01      	subs	r3, #1
   82558:	2b08      	cmp	r3, #8
   8255a:	d832      	bhi.n	825c2 <tunerstudio_write_data+0x72>
   8255c:	e8df f003 	tbb	[pc, r3]
   82560:	140f0a05 	.word	0x140f0a05
   82564:	28231e19 	.word	0x28231e19
   82568:	2d          	.byte	0x2d
   82569:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
   8256a:	b2c1      	uxtb	r1, r0
   8256c:	4816      	ldr	r0, [pc, #88]	; (825c8 <tunerstudio_write_data+0x78>)
   8256e:	4b17      	ldr	r3, [pc, #92]	; (825cc <tunerstudio_write_data+0x7c>)
   82570:	4798      	blx	r3
   82572:	bd08      	pop	{r3, pc}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   82574:	4b16      	ldr	r3, [pc, #88]	; (825d0 <tunerstudio_write_data+0x80>)
   82576:	781a      	ldrb	r2, [r3, #0]
   82578:	4b16      	ldr	r3, [pc, #88]	; (825d4 <tunerstudio_write_data+0x84>)
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
   8257a:	54d0      	strb	r0, [r2, r3]
   8257c:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
   8257e:	b2c1      	uxtb	r1, r0
   82580:	4815      	ldr	r0, [pc, #84]	; (825d8 <tunerstudio_write_data+0x88>)
   82582:	4b12      	ldr	r3, [pc, #72]	; (825cc <tunerstudio_write_data+0x7c>)
   82584:	4798      	blx	r3
   82586:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82588:	4b11      	ldr	r3, [pc, #68]	; (825d0 <tunerstudio_write_data+0x80>)
   8258a:	781a      	ldrb	r2, [r3, #0]
   8258c:	4b13      	ldr	r3, [pc, #76]	; (825dc <tunerstudio_write_data+0x8c>)
		case PAGE_CONFIG4:	tunerstudio_write_struct(&engine_config4, data);	break;
   8258e:	54d0      	strb	r0, [r2, r3]
   82590:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_write_Table3D(&AFR, data);				break;
   82592:	b2c1      	uxtb	r1, r0
   82594:	4812      	ldr	r0, [pc, #72]	; (825e0 <tunerstudio_write_data+0x90>)
   82596:	4b0d      	ldr	r3, [pc, #52]	; (825cc <tunerstudio_write_data+0x7c>)
   82598:	4798      	blx	r3
   8259a:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   8259c:	4b0c      	ldr	r3, [pc, #48]	; (825d0 <tunerstudio_write_data+0x80>)
   8259e:	781a      	ldrb	r2, [r3, #0]
   825a0:	4b10      	ldr	r3, [pc, #64]	; (825e4 <tunerstudio_write_data+0x94>)
		case PAGE_CONFIG6:	tunerstudio_write_struct(&engine_config6, data);	break;
   825a2:	54d0      	strb	r0, [r2, r3]
   825a4:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   825a6:	4b0a      	ldr	r3, [pc, #40]	; (825d0 <tunerstudio_write_data+0x80>)
   825a8:	781a      	ldrb	r2, [r3, #0]
   825aa:	4b0f      	ldr	r3, [pc, #60]	; (825e8 <tunerstudio_write_data+0x98>)
		case PAGE_CONFIG7:	tunerstudio_write_struct(&engine_config7, data);	break;
   825ac:	54d0      	strb	r0, [r2, r3]
   825ae:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   825b0:	4b07      	ldr	r3, [pc, #28]	; (825d0 <tunerstudio_write_data+0x80>)
   825b2:	781a      	ldrb	r2, [r3, #0]
   825b4:	4b0d      	ldr	r3, [pc, #52]	; (825ec <tunerstudio_write_data+0x9c>)
		case PAGE_CONFIG8:	tunerstudio_write_struct(&engine_config8, data);	break;
   825b6:	54d0      	strb	r0, [r2, r3]
   825b8:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   825ba:	4b05      	ldr	r3, [pc, #20]	; (825d0 <tunerstudio_write_data+0x80>)
   825bc:	781a      	ldrb	r2, [r3, #0]
   825be:	4b0c      	ldr	r3, [pc, #48]	; (825f0 <tunerstudio_write_data+0xa0>)
		case PAGE_CONFIG9:	tunerstudio_write_struct(&engine_config9, data);	break;
   825c0:	54d0      	strb	r0, [r2, r3]
   825c2:	bd08      	pop	{r3, pc}
   825c4:	20070a24 	.word	0x20070a24
   825c8:	20071014 	.word	0x20071014
   825cc:	00082511 	.word	0x00082511
   825d0:	20071eb2 	.word	0x20071eb2
   825d4:	200710e4 	.word	0x200710e4
   825d8:	20071f1c 	.word	0x20071f1c
   825dc:	20071130 	.word	0x20071130
   825e0:	20071eb4 	.word	0x20071eb4
   825e4:	200709e4 	.word	0x200709e4
   825e8:	20071ed4 	.word	0x20071ed4
   825ec:	20072348 	.word	0x20072348
   825f0:	20071024 	.word	0x20071024

000825f4 <tunerstudio_burn_value_if_changed>:
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint16_t EepromIndex)
{
   825f4:	b538      	push	{r3, r4, r5, lr}
   825f6:	4605      	mov	r5, r0
   825f8:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   825fa:	4608      	mov	r0, r1
   825fc:	4b04      	ldr	r3, [pc, #16]	; (82610 <tunerstudio_burn_value_if_changed+0x1c>)
   825fe:	4798      	blx	r3
   82600:	42a8      	cmp	r0, r5
   82602:	d003      	beq.n	8260c <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   82604:	b2e9      	uxtb	r1, r5
   82606:	4620      	mov	r0, r4
   82608:	4b02      	ldr	r3, [pc, #8]	; (82614 <tunerstudio_burn_value_if_changed+0x20>)
   8260a:	4798      	blx	r3
   8260c:	bd38      	pop	{r3, r4, r5, pc}
   8260e:	bf00      	nop
   82610:	00081105 	.word	0x00081105
   82614:	000801b5 	.word	0x000801b5

00082618 <tunerstudio_burn_struct>:
	}
}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
   82618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   8261a:	4b0c      	ldr	r3, [pc, #48]	; (8264c <tunerstudio_burn_struct+0x34>)
   8261c:	7fdb      	ldrb	r3, [r3, #31]
   8261e:	b2db      	uxtb	r3, r3
   82620:	2b01      	cmp	r3, #1
   82622:	d00f      	beq.n	82644 <tunerstudio_burn_struct+0x2c>
   82624:	4614      	mov	r4, r2
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   82626:	b161      	cbz	r1, 82642 <tunerstudio_burn_struct+0x2a>
   82628:	1e45      	subs	r5, r0, #1
   8262a:	4411      	add	r1, r2
   8262c:	b28e      	uxth	r6, r1
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
   8262e:	4f08      	ldr	r7, [pc, #32]	; (82650 <tunerstudio_burn_struct+0x38>)
   82630:	4621      	mov	r1, r4
   82632:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   82636:	47b8      	blx	r7
   82638:	3401      	adds	r4, #1
   8263a:	b2a4      	uxth	r4, r4
	for (uint16_t i = 0; i < ConfigLen; i++)
   8263c:	42b4      	cmp	r4, r6
   8263e:	d1f7      	bne.n	82630 <tunerstudio_burn_struct+0x18>
   82640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   82644:	4803      	ldr	r0, [pc, #12]	; (82654 <tunerstudio_burn_struct+0x3c>)
   82646:	4b04      	ldr	r3, [pc, #16]	; (82658 <tunerstudio_burn_struct+0x40>)
   82648:	4798      	blx	r3
		return;
   8264a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8264c:	20071574 	.word	0x20071574
   82650:	000825f5 	.word	0x000825f5
   82654:	00084404 	.word	0x00084404
   82658:	00082cfd 	.word	0x00082cfd

0008265c <tunerstudio_burn_Table3D>:
{
   8265c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   8265e:	4b14      	ldr	r3, [pc, #80]	; (826b0 <tunerstudio_burn_Table3D+0x54>)
   82660:	7fdb      	ldrb	r3, [r3, #31]
   82662:	b2db      	uxtb	r3, r3
   82664:	2b01      	cmp	r3, #1
   82666:	d01f      	beq.n	826a8 <tunerstudio_burn_Table3D+0x4c>
   82668:	4605      	mov	r5, r0
   8266a:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   8266c:	7b43      	ldrb	r3, [r0, #13]
   8266e:	b17b      	cbz	r3, 82690 <tunerstudio_burn_Table3D+0x34>
   82670:	2400      	movs	r4, #0
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
   82672:	4f10      	ldr	r7, [pc, #64]	; (826b4 <tunerstudio_burn_Table3D+0x58>)
   82674:	682b      	ldr	r3, [r5, #0]
   82676:	4632      	mov	r2, r6
   82678:	7b29      	ldrb	r1, [r5, #12]
   8267a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8267e:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   82680:	7b2a      	ldrb	r2, [r5, #12]
   82682:	4432      	add	r2, r6
   82684:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82686:	3401      	adds	r4, #1
   82688:	b2e4      	uxtb	r4, r4
   8268a:	7b6b      	ldrb	r3, [r5, #13]
   8268c:	42a3      	cmp	r3, r4
   8268e:	d8f1      	bhi.n	82674 <tunerstudio_burn_Table3D+0x18>
	tunerstudio_burn_struct(Current->Xbin, Current->Xsize, EepromIndex);
   82690:	4632      	mov	r2, r6
   82692:	7b29      	ldrb	r1, [r5, #12]
   82694:	6868      	ldr	r0, [r5, #4]
   82696:	4c07      	ldr	r4, [pc, #28]	; (826b4 <tunerstudio_burn_Table3D+0x58>)
   82698:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   8269a:	7b2a      	ldrb	r2, [r5, #12]
   8269c:	4432      	add	r2, r6
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
   8269e:	b292      	uxth	r2, r2
   826a0:	7b69      	ldrb	r1, [r5, #13]
   826a2:	68a8      	ldr	r0, [r5, #8]
   826a4:	47a0      	blx	r4
   826a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   826a8:	4803      	ldr	r0, [pc, #12]	; (826b8 <tunerstudio_burn_Table3D+0x5c>)
   826aa:	4b04      	ldr	r3, [pc, #16]	; (826bc <tunerstudio_burn_Table3D+0x60>)
   826ac:	4798      	blx	r3
		return;
   826ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826b0:	20071574 	.word	0x20071574
   826b4:	00082619 	.word	0x00082619
   826b8:	00084404 	.word	0x00084404
   826bc:	00082cfd 	.word	0x00082cfd

000826c0 <tunerstudio_burn_page_eeprom>:
{
   826c0:	b508      	push	{r3, lr}
	switch(CurrPage)
   826c2:	4b23      	ldr	r3, [pc, #140]	; (82750 <tunerstudio_burn_page_eeprom+0x90>)
   826c4:	781b      	ldrb	r3, [r3, #0]
   826c6:	3b01      	subs	r3, #1
   826c8:	2b08      	cmp	r3, #8
   826ca:	d840      	bhi.n	8274e <tunerstudio_burn_page_eeprom+0x8e>
   826cc:	e8df f003 	tbb	[pc, r3]
   826d0:	17110a05 	.word	0x17110a05
   826d4:	322b241e 	.word	0x322b241e
   826d8:	39          	.byte	0x39
   826d9:	00          	.byte	0x00
		case 1: tunerstudio_burn_Table3D(&VE, EEPROM_VE_INDEX);											break;
   826da:	2100      	movs	r1, #0
   826dc:	481d      	ldr	r0, [pc, #116]	; (82754 <tunerstudio_burn_page_eeprom+0x94>)
   826de:	4b1e      	ldr	r3, [pc, #120]	; (82758 <tunerstudio_burn_page_eeprom+0x98>)
   826e0:	4798      	blx	r3
   826e2:	bd08      	pop	{r3, pc}
		case 2: tunerstudio_burn_struct(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);	break;
   826e4:	f241 3288 	movw	r2, #5000	; 0x1388
   826e8:	214a      	movs	r1, #74	; 0x4a
   826ea:	481c      	ldr	r0, [pc, #112]	; (8275c <tunerstudio_burn_page_eeprom+0x9c>)
   826ec:	4b1c      	ldr	r3, [pc, #112]	; (82760 <tunerstudio_burn_page_eeprom+0xa0>)
   826ee:	4798      	blx	r3
   826f0:	bd08      	pop	{r3, pc}
		case 3: tunerstudio_burn_Table3D(&IGN, EEPROM_IGN_INDEX);										break;
   826f2:	f44f 7110 	mov.w	r1, #576	; 0x240
   826f6:	481b      	ldr	r0, [pc, #108]	; (82764 <tunerstudio_burn_page_eeprom+0xa4>)
   826f8:	4b17      	ldr	r3, [pc, #92]	; (82758 <tunerstudio_burn_page_eeprom+0x98>)
   826fa:	4798      	blx	r3
   826fc:	bd08      	pop	{r3, pc}
		case 4: tunerstudio_burn_struct(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);	break;
   826fe:	f241 4250 	movw	r2, #5200	; 0x1450
   82702:	2140      	movs	r1, #64	; 0x40
   82704:	4818      	ldr	r0, [pc, #96]	; (82768 <tunerstudio_burn_page_eeprom+0xa8>)
   82706:	4b16      	ldr	r3, [pc, #88]	; (82760 <tunerstudio_burn_page_eeprom+0xa0>)
   82708:	4798      	blx	r3
   8270a:	bd08      	pop	{r3, pc}
		case 5: tunerstudio_burn_Table3D(&AFR, EEPROM_AFR_INDEX);										break;
   8270c:	f44f 7190 	mov.w	r1, #288	; 0x120
   82710:	4816      	ldr	r0, [pc, #88]	; (8276c <tunerstudio_burn_page_eeprom+0xac>)
   82712:	4b11      	ldr	r3, [pc, #68]	; (82758 <tunerstudio_burn_page_eeprom+0x98>)
   82714:	4798      	blx	r3
   82716:	bd08      	pop	{r3, pc}
		case 6: tunerstudio_burn_struct(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);	break;
   82718:	f241 5218 	movw	r2, #5400	; 0x1518
   8271c:	2140      	movs	r1, #64	; 0x40
   8271e:	4814      	ldr	r0, [pc, #80]	; (82770 <tunerstudio_burn_page_eeprom+0xb0>)
   82720:	4b0f      	ldr	r3, [pc, #60]	; (82760 <tunerstudio_burn_page_eeprom+0xa0>)
   82722:	4798      	blx	r3
   82724:	bd08      	pop	{r3, pc}
		case 7: tunerstudio_burn_struct(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);	break;
   82726:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   8272a:	2140      	movs	r1, #64	; 0x40
   8272c:	4811      	ldr	r0, [pc, #68]	; (82774 <tunerstudio_burn_page_eeprom+0xb4>)
   8272e:	4b0c      	ldr	r3, [pc, #48]	; (82760 <tunerstudio_burn_page_eeprom+0xa0>)
   82730:	4798      	blx	r3
   82732:	bd08      	pop	{r3, pc}
		case 8: tunerstudio_burn_struct(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);	break;
   82734:	f241 62a8 	movw	r2, #5800	; 0x16a8
   82738:	21a0      	movs	r1, #160	; 0xa0
   8273a:	480f      	ldr	r0, [pc, #60]	; (82778 <tunerstudio_burn_page_eeprom+0xb8>)
   8273c:	4b08      	ldr	r3, [pc, #32]	; (82760 <tunerstudio_burn_page_eeprom+0xa0>)
   8273e:	4798      	blx	r3
   82740:	bd08      	pop	{r3, pc}
		case 9: tunerstudio_burn_struct(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);	break;
   82742:	f241 7270 	movw	r2, #6000	; 0x1770
   82746:	21c0      	movs	r1, #192	; 0xc0
   82748:	480c      	ldr	r0, [pc, #48]	; (8277c <tunerstudio_burn_page_eeprom+0xbc>)
   8274a:	4b05      	ldr	r3, [pc, #20]	; (82760 <tunerstudio_burn_page_eeprom+0xa0>)
   8274c:	4798      	blx	r3
   8274e:	bd08      	pop	{r3, pc}
   82750:	20070a24 	.word	0x20070a24
   82754:	20071014 	.word	0x20071014
   82758:	0008265d 	.word	0x0008265d
   8275c:	200710e4 	.word	0x200710e4
   82760:	00082619 	.word	0x00082619
   82764:	20071f1c 	.word	0x20071f1c
   82768:	20071130 	.word	0x20071130
   8276c:	20071eb4 	.word	0x20071eb4
   82770:	200709e4 	.word	0x200709e4
   82774:	20071ed4 	.word	0x20071ed4
   82778:	20072348 	.word	0x20072348
   8277c:	20071024 	.word	0x20071024

00082780 <tunerstudio_update_calib_vect_helper>:
			default: break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
   82780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82784:	4680      	mov	r8, r0
   82786:	460d      	mov	r5, r1
   82788:	f501 6780 	add.w	r7, r1, #1024	; 0x400
   8278c:	b2bf      	uxth	r7, r7
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   8278e:	4e18      	ldr	r6, [pc, #96]	; (827f0 <tunerstudio_update_calib_vect_helper+0x70>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   82790:	f8df a064 	ldr.w	sl, [pc, #100]	; 827f8 <tunerstudio_update_calib_vect_helper+0x78>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   82794:	f8df 9064 	ldr.w	r9, [pc, #100]	; 827fc <tunerstudio_update_calib_vect_helper+0x7c>
   82798:	e00d      	b.n	827b6 <tunerstudio_update_calib_vect_helper+0x36>
			TempValue = receive[0];		// AFR
   8279a:	b201      	sxth	r1, r0
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   8279c:	f105 0b01 	add.w	fp, r5, #1
   827a0:	fa1f fb8b 	uxth.w	fp, fp
   827a4:	f381 0108 	usat	r1, #8, r1
   827a8:	b2c9      	uxtb	r1, r1
   827aa:	4628      	mov	r0, r5
   827ac:	4b11      	ldr	r3, [pc, #68]	; (827f4 <tunerstudio_update_calib_vect_helper+0x74>)
   827ae:	4798      	blx	r3
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   827b0:	455f      	cmp	r7, fp
   827b2:	d01b      	beq.n	827ec <tunerstudio_update_calib_vect_helper+0x6c>
		at24cxx_write_byte(EepromIndex++, TempValue);
   827b4:	465d      	mov	r5, fp
		receive[0] = uart_receive();
   827b6:	47b0      	blx	r6
   827b8:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   827ba:	f1b8 0f01 	cmp.w	r8, #1
   827be:	d0ec      	beq.n	8279a <tunerstudio_update_calib_vect_helper+0x1a>
			receive[1] = uart_receive();
   827c0:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
   827c2:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   827c6:	b200      	sxth	r0, r0
   827c8:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   827cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   827d0:	fb8a 3200 	smull	r3, r2, sl, r0
   827d4:	17c3      	asrs	r3, r0, #31
   827d6:	ebc3 0362 	rsb	r3, r3, r2, asr #1
   827da:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   827dc:	fb89 2403 	smull	r2, r4, r9, r3
   827e0:	17d9      	asrs	r1, r3, #31
   827e2:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   827e6:	3128      	adds	r1, #40	; 0x28
   827e8:	b209      	sxth	r1, r1
   827ea:	e7d7      	b.n	8279c <tunerstudio_update_calib_vect_helper+0x1c>
	}
}
   827ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   827f0:	00082dc9 	.word	0x00082dc9
   827f4:	000801b5 	.word	0x000801b5
   827f8:	38e38e39 	.word	0x38e38e39
   827fc:	66666667 	.word	0x66666667

00082800 <tunerstudio_update_calib_vect>:
{
   82800:	b508      	push	{r3, lr}
	if (RxStringTail != RxStringHead)
   82802:	4b15      	ldr	r3, [pc, #84]	; (82858 <tunerstudio_update_calib_vect+0x58>)
   82804:	881a      	ldrh	r2, [r3, #0]
   82806:	b292      	uxth	r2, r2
   82808:	4b14      	ldr	r3, [pc, #80]	; (8285c <tunerstudio_update_calib_vect+0x5c>)
   8280a:	881b      	ldrh	r3, [r3, #0]
   8280c:	b29b      	uxth	r3, r3
   8280e:	429a      	cmp	r2, r3
   82810:	d008      	beq.n	82824 <tunerstudio_update_calib_vect+0x24>
		uart_print_string("ERROR calibration vector");
   82812:	4813      	ldr	r0, [pc, #76]	; (82860 <tunerstudio_update_calib_vect+0x60>)
   82814:	4b13      	ldr	r3, [pc, #76]	; (82864 <tunerstudio_update_calib_vect+0x64>)
   82816:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   82818:	2300      	movs	r3, #0
   8281a:	4a10      	ldr	r2, [pc, #64]	; (8285c <tunerstudio_update_calib_vect+0x5c>)
   8281c:	8013      	strh	r3, [r2, #0]
   8281e:	4a0e      	ldr	r2, [pc, #56]	; (82858 <tunerstudio_update_calib_vect+0x58>)
   82820:	8013      	strh	r3, [r2, #0]
   82822:	bd08      	pop	{r3, pc}
		uint8_t receive = uart_receive();
   82824:	4b10      	ldr	r3, [pc, #64]	; (82868 <tunerstudio_update_calib_vect+0x68>)
   82826:	4798      	blx	r3
		switch (receive)
   82828:	2801      	cmp	r0, #1
   8282a:	d009      	beq.n	82840 <tunerstudio_update_calib_vect+0x40>
   8282c:	b110      	cbz	r0, 82834 <tunerstudio_update_calib_vect+0x34>
   8282e:	2802      	cmp	r0, #2
   82830:	d00c      	beq.n	8284c <tunerstudio_update_calib_vect+0x4c>
   82832:	bd08      	pop	{r3, pc}
			case CONFIG_CLT: tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX); break;
   82834:	f44f 7158 	mov.w	r1, #864	; 0x360
   82838:	2002      	movs	r0, #2
   8283a:	4b0c      	ldr	r3, [pc, #48]	; (8286c <tunerstudio_update_calib_vect+0x6c>)
   8283c:	4798      	blx	r3
   8283e:	bd08      	pop	{r3, pc}
			case CONFIG_IAT: tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX); break;
   82840:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   82844:	2002      	movs	r0, #2
   82846:	4b09      	ldr	r3, [pc, #36]	; (8286c <tunerstudio_update_calib_vect+0x6c>)
   82848:	4798      	blx	r3
   8284a:	bd08      	pop	{r3, pc}
			case CONFIG_AFR: tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX); break;
   8284c:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   82850:	2001      	movs	r0, #1
   82852:	4b06      	ldr	r3, [pc, #24]	; (8286c <tunerstudio_update_calib_vect+0x6c>)
   82854:	4798      	blx	r3
   82856:	bd08      	pop	{r3, pc}
   82858:	20071626 	.word	0x20071626
   8285c:	20071a28 	.word	0x20071a28
   82860:	00084504 	.word	0x00084504
   82864:	00082cfd 	.word	0x00082cfd
   82868:	00082dc9 	.word	0x00082dc9
   8286c:	00082781 	.word	0x00082781

00082870 <tunerstudio_debug_global_function>:

void tunerstudio_debug_global_function(void)
{
   82870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uart_print_string("MAP High: "); uart_print_int(engine_config2.MapMax); uart_new_line();
   82874:	4830      	ldr	r0, [pc, #192]	; (82938 <tunerstudio_debug_global_function+0xc8>)
   82876:	4e31      	ldr	r6, [pc, #196]	; (8293c <tunerstudio_debug_global_function+0xcc>)
   82878:	47b0      	blx	r6
   8287a:	f8df 8114 	ldr.w	r8, [pc, #276]	; 82990 <tunerstudio_debug_global_function+0x120>
   8287e:	f8b8 003e 	ldrh.w	r0, [r8, #62]	; 0x3e
   82882:	b280      	uxth	r0, r0
   82884:	4d2e      	ldr	r5, [pc, #184]	; (82940 <tunerstudio_debug_global_function+0xd0>)
   82886:	47a8      	blx	r5
   82888:	4c2e      	ldr	r4, [pc, #184]	; (82944 <tunerstudio_debug_global_function+0xd4>)
   8288a:	47a0      	blx	r4
	uart_print_string("MAP Low: "); uart_print_int(engine_config2.MapMin); uart_new_line();
   8288c:	482e      	ldr	r0, [pc, #184]	; (82948 <tunerstudio_debug_global_function+0xd8>)
   8288e:	47b0      	blx	r6
   82890:	f898 003d 	ldrb.w	r0, [r8, #61]	; 0x3d
   82894:	47a8      	blx	r5
   82896:	47a0      	blx	r4
	uart_print_string("TPS High: "); uart_print_int(engine_config2.TpsMax); uart_new_line();
   82898:	482c      	ldr	r0, [pc, #176]	; (8294c <tunerstudio_debug_global_function+0xdc>)
   8289a:	47b0      	blx	r6
   8289c:	f898 003c 	ldrb.w	r0, [r8, #60]	; 0x3c
   828a0:	47a8      	blx	r5
   828a2:	47a0      	blx	r4
	uart_print_string("TPS Low: "); uart_print_int(engine_config2.TpsMin); uart_new_line();
   828a4:	482a      	ldr	r0, [pc, #168]	; (82950 <tunerstudio_debug_global_function+0xe0>)
   828a6:	47b0      	blx	r6
   828a8:	f898 003b 	ldrb.w	r0, [r8, #59]	; 0x3b
   828ac:	47a8      	blx	r5
   828ae:	47a0      	blx	r4
	uart_print_string("CLT: "); uart_print_int(engine_realtime.Clt); uart_new_line();
   828b0:	4828      	ldr	r0, [pc, #160]	; (82954 <tunerstudio_debug_global_function+0xe4>)
   828b2:	47b0      	blx	r6
   828b4:	4f28      	ldr	r7, [pc, #160]	; (82958 <tunerstudio_debug_global_function+0xe8>)
   828b6:	79f8      	ldrb	r0, [r7, #7]
   828b8:	47a8      	blx	r5
   828ba:	47a0      	blx	r4
	uart_print_string("IAT: "); uart_print_int(engine_realtime.Iat); uart_new_line();
   828bc:	4827      	ldr	r0, [pc, #156]	; (8295c <tunerstudio_debug_global_function+0xec>)
   828be:	47b0      	blx	r6
   828c0:	79b8      	ldrb	r0, [r7, #6]
   828c2:	47a8      	blx	r5
   828c4:	47a0      	blx	r4
	uart_print_string("AFR: "); uart_print_int(engine_realtime.Afr); uart_new_line();
   828c6:	4826      	ldr	r0, [pc, #152]	; (82960 <tunerstudio_debug_global_function+0xf0>)
   828c8:	47b0      	blx	r6
   828ca:	7ab8      	ldrb	r0, [r7, #10]
   828cc:	47a8      	blx	r5
   828ce:	47a0      	blx	r4
	uart_print_string("MAP: "); uart_print_int(engine_realtime.Map); uart_new_line();
   828d0:	4824      	ldr	r0, [pc, #144]	; (82964 <tunerstudio_debug_global_function+0xf4>)
   828d2:	47b0      	blx	r6
   828d4:	88b8      	ldrh	r0, [r7, #4]
   828d6:	b280      	uxth	r0, r0
   828d8:	47a8      	blx	r5
   828da:	47a0      	blx	r4
	uart_print_string("TPS: "); uart_print_int(engine_realtime.Tps); uart_new_line();
   828dc:	4822      	ldr	r0, [pc, #136]	; (82968 <tunerstudio_debug_global_function+0xf8>)
   828de:	47b0      	blx	r6
   828e0:	7e38      	ldrb	r0, [r7, #24]
   828e2:	47a8      	blx	r5
   828e4:	47a0      	blx	r4
	uart_print_string("RPM: "); uart_print_int(engine_realtime.Rpm); uart_new_line();
   828e6:	4821      	ldr	r0, [pc, #132]	; (8296c <tunerstudio_debug_global_function+0xfc>)
   828e8:	47b0      	blx	r6
   828ea:	89f8      	ldrh	r0, [r7, #14]
   828ec:	b280      	uxth	r0, r0
   828ee:	47a8      	blx	r5
   828f0:	47a0      	blx	r4
	uart_print_string("TWIFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   828f2:	481f      	ldr	r0, [pc, #124]	; (82970 <tunerstudio_debug_global_function+0x100>)
   828f4:	47b0      	blx	r6
   828f6:	7ff8      	ldrb	r0, [r7, #31]
   828f8:	47a8      	blx	r5
   828fa:	47a0      	blx	r4
	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
   828fc:	481d      	ldr	r0, [pc, #116]	; (82974 <tunerstudio_debug_global_function+0x104>)
   828fe:	47b0      	blx	r6
   82900:	481d      	ldr	r0, [pc, #116]	; (82978 <tunerstudio_debug_global_function+0x108>)
   82902:	47a8      	blx	r5
   82904:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichPct: "); uart_print_int(engine_config2.AfterStartEnrichPct); uart_new_line();
   82906:	481d      	ldr	r0, [pc, #116]	; (8297c <tunerstudio_debug_global_function+0x10c>)
   82908:	47b0      	blx	r6
   8290a:	f898 0000 	ldrb.w	r0, [r8]
   8290e:	47a8      	blx	r5
   82910:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichCycles: "); uart_print_int(engine_config2.AfterStartEnrichSec); uart_new_line();
   82912:	481b      	ldr	r0, [pc, #108]	; (82980 <tunerstudio_debug_global_function+0x110>)
   82914:	47b0      	blx	r6
   82916:	f898 0001 	ldrb.w	r0, [r8, #1]
   8291a:	47a8      	blx	r5
   8291c:	47a0      	blx	r4
	uart_print_string("millis: "); uart_print_int(millis); uart_new_line();
   8291e:	4819      	ldr	r0, [pc, #100]	; (82984 <tunerstudio_debug_global_function+0x114>)
   82920:	47b0      	blx	r6
   82922:	4b19      	ldr	r3, [pc, #100]	; (82988 <tunerstudio_debug_global_function+0x118>)
   82924:	6818      	ldr	r0, [r3, #0]
   82926:	47a8      	blx	r5
   82928:	47a0      	blx	r4
	isDebug ^= 1;
   8292a:	4a18      	ldr	r2, [pc, #96]	; (8298c <tunerstudio_debug_global_function+0x11c>)
   8292c:	6813      	ldr	r3, [r2, #0]
   8292e:	f083 0301 	eor.w	r3, r3, #1
   82932:	6013      	str	r3, [r2, #0]
   82934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82938:	00084448 	.word	0x00084448
   8293c:	00082cfd 	.word	0x00082cfd
   82940:	00082c99 	.word	0x00082c99
   82944:	00082ced 	.word	0x00082ced
   82948:	00084454 	.word	0x00084454
   8294c:	00084460 	.word	0x00084460
   82950:	0008446c 	.word	0x0008446c
   82954:	00084478 	.word	0x00084478
   82958:	20071574 	.word	0x20071574
   8295c:	00084480 	.word	0x00084480
   82960:	00084488 	.word	0x00084488
   82964:	00084490 	.word	0x00084490
   82968:	00084498 	.word	0x00084498
   8296c:	000844a0 	.word	0x000844a0
   82970:	000844a8 	.word	0x000844a8
   82974:	000844b4 	.word	0x000844b4
   82978:	00033ba8 	.word	0x00033ba8
   8297c:	000844c4 	.word	0x000844c4
   82980:	000844dc 	.word	0x000844dc
   82984:	000844f8 	.word	0x000844f8
   82988:	200723fc 	.word	0x200723fc
   8298c:	20071ed0 	.word	0x20071ed0
   82990:	200710e4 	.word	0x200710e4

00082994 <tunerstudio_command>:
{
   82994:	b508      	push	{r3, lr}
	if (NewPageFlag)
   82996:	4b43      	ldr	r3, [pc, #268]	; (82aa4 <tunerstudio_command+0x110>)
   82998:	781b      	ldrb	r3, [r3, #0]
   8299a:	b9cb      	cbnz	r3, 829d0 <tunerstudio_command+0x3c>
	if (WriteFlag)
   8299c:	4b42      	ldr	r3, [pc, #264]	; (82aa8 <tunerstudio_command+0x114>)
   8299e:	781b      	ldrb	r3, [r3, #0]
   829a0:	b353      	cbz	r3, 829f8 <tunerstudio_command+0x64>
		if (OffsetFlag == 0){		// Receive first offset value
   829a2:	4b42      	ldr	r3, [pc, #264]	; (82aac <tunerstudio_command+0x118>)
   829a4:	781b      	ldrb	r3, [r3, #0]
   829a6:	b1cb      	cbz	r3, 829dc <tunerstudio_command+0x48>
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   829a8:	4a41      	ldr	r2, [pc, #260]	; (82ab0 <tunerstudio_command+0x11c>)
   829aa:	7812      	ldrb	r2, [r2, #0]
   829ac:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   829b0:	2901      	cmp	r1, #1
   829b2:	d019      	beq.n	829e8 <tunerstudio_command+0x54>
   829b4:	2a05      	cmp	r2, #5
   829b6:	d017      	beq.n	829e8 <tunerstudio_command+0x54>
			tunerstudio_write_data(character);
   829b8:	4b3e      	ldr	r3, [pc, #248]	; (82ab4 <tunerstudio_command+0x120>)
   829ba:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   829bc:	2300      	movs	r3, #0
   829be:	4a3a      	ldr	r2, [pc, #232]	; (82aa8 <tunerstudio_command+0x114>)
   829c0:	7013      	strb	r3, [r2, #0]
   829c2:	4a3a      	ldr	r2, [pc, #232]	; (82aac <tunerstudio_command+0x118>)
   829c4:	7013      	strb	r3, [r2, #0]
   829c6:	4a3c      	ldr	r2, [pc, #240]	; (82ab8 <tunerstudio_command+0x124>)
   829c8:	7013      	strb	r3, [r2, #0]
   829ca:	4a3c      	ldr	r2, [pc, #240]	; (82abc <tunerstudio_command+0x128>)
   829cc:	7013      	strb	r3, [r2, #0]
			return;
   829ce:	bd08      	pop	{r3, pc}
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   829d0:	4b37      	ldr	r3, [pc, #220]	; (82ab0 <tunerstudio_command+0x11c>)
   829d2:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   829d4:	2200      	movs	r2, #0
   829d6:	4b33      	ldr	r3, [pc, #204]	; (82aa4 <tunerstudio_command+0x110>)
   829d8:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   829da:	bd08      	pop	{r3, pc}
			Offset1 = character;
   829dc:	4b37      	ldr	r3, [pc, #220]	; (82abc <tunerstudio_command+0x128>)
   829de:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   829e0:	2201      	movs	r2, #1
   829e2:	4b32      	ldr	r3, [pc, #200]	; (82aac <tunerstudio_command+0x118>)
   829e4:	701a      	strb	r2, [r3, #0]
			return;
   829e6:	bd08      	pop	{r3, pc}
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   829e8:	2b02      	cmp	r3, #2
   829ea:	d0e5      	beq.n	829b8 <tunerstudio_command+0x24>
			Offset2 = character;
   829ec:	4b32      	ldr	r3, [pc, #200]	; (82ab8 <tunerstudio_command+0x124>)
   829ee:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   829f0:	2202      	movs	r2, #2
   829f2:	4b2e      	ldr	r3, [pc, #184]	; (82aac <tunerstudio_command+0x118>)
   829f4:	701a      	strb	r2, [r3, #0]
			return;
   829f6:	bd08      	pop	{r3, pc}
	switch (character)
   829f8:	3841      	subs	r0, #65	; 0x41
   829fa:	2833      	cmp	r0, #51	; 0x33
   829fc:	d850      	bhi.n	82aa0 <tunerstudio_command+0x10c>
   829fe:	e8df f000 	tbb	[pc, r0]
   82a02:	281a      	.short	0x281a
   82a04:	2f4f4d2b 	.word	0x2f4f4d2b
   82a08:	4f4f4f4f 	.word	0x4f4f4f4f
   82a0c:	4f4f4f4f 	.word	0x4f4f4f4f
   82a10:	4f3b334f 	.word	0x4f3b334f
   82a14:	3f4f4f37 	.word	0x3f4f4f37
   82a18:	4f4f4f42 	.word	0x4f4f4f42
   82a1c:	4f4f4f4f 	.word	0x4f4f4f4f
   82a20:	4f4f4f4f 	.word	0x4f4f4f4f
   82a24:	4f4f4f4f 	.word	0x4f4f4f4f
   82a28:	4f4f4f4f 	.word	0x4f4f4f4f
   82a2c:	4f4f4f4f 	.word	0x4f4f4f4f
   82a30:	4f4f4f4f 	.word	0x4f4f4f4f
   82a34:	464f      	.short	0x464f
			engine_realtime.Seconds = millis / MILLI_SEC;
   82a36:	4b22      	ldr	r3, [pc, #136]	; (82ac0 <tunerstudio_command+0x12c>)
   82a38:	681b      	ldr	r3, [r3, #0]
   82a3a:	4a22      	ldr	r2, [pc, #136]	; (82ac4 <tunerstudio_command+0x130>)
   82a3c:	fba2 2303 	umull	r2, r3, r2, r3
   82a40:	f3c3 1387 	ubfx	r3, r3, #6, #8
   82a44:	4820      	ldr	r0, [pc, #128]	; (82ac8 <tunerstudio_command+0x134>)
   82a46:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
   82a4a:	2122      	movs	r1, #34	; 0x22
   82a4c:	4b1f      	ldr	r3, [pc, #124]	; (82acc <tunerstudio_command+0x138>)
   82a4e:	4798      	blx	r3
   82a50:	bd08      	pop	{r3, pc}
		case 'B': tunerstudio_burn_page_eeprom();										break;
   82a52:	4b1f      	ldr	r3, [pc, #124]	; (82ad0 <tunerstudio_command+0x13c>)
   82a54:	4798      	blx	r3
   82a56:	bd08      	pop	{r3, pc}
		case 'C': uart_interrupt_transfer(1);											break;
   82a58:	2001      	movs	r0, #1
   82a5a:	4b1e      	ldr	r3, [pc, #120]	; (82ad4 <tunerstudio_command+0x140>)
   82a5c:	4798      	blx	r3
   82a5e:	bd08      	pop	{r3, pc}
		case 'F': uart_interrupt_transfer("001");										break;
   82a60:	481d      	ldr	r0, [pc, #116]	; (82ad8 <tunerstudio_command+0x144>)
   82a62:	4b1c      	ldr	r3, [pc, #112]	; (82ad4 <tunerstudio_command+0x140>)
   82a64:	4798      	blx	r3
   82a66:	bd08      	pop	{r3, pc}
		case 'P': NewPageFlag = TRUE;													break;
   82a68:	2201      	movs	r2, #1
   82a6a:	4b0e      	ldr	r3, [pc, #56]	; (82aa4 <tunerstudio_command+0x110>)
   82a6c:	701a      	strb	r2, [r3, #0]
   82a6e:	bd08      	pop	{r3, pc}
		case 'S': uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");		break;
   82a70:	481a      	ldr	r0, [pc, #104]	; (82adc <tunerstudio_command+0x148>)
   82a72:	4b18      	ldr	r3, [pc, #96]	; (82ad4 <tunerstudio_command+0x140>)
   82a74:	4798      	blx	r3
   82a76:	bd08      	pop	{r3, pc}
		case 'Q': uart_interrupt_transfer("speeduino");									break;
   82a78:	4819      	ldr	r0, [pc, #100]	; (82ae0 <tunerstudio_command+0x14c>)
   82a7a:	4b16      	ldr	r3, [pc, #88]	; (82ad4 <tunerstudio_command+0x140>)
   82a7c:	4798      	blx	r3
   82a7e:	bd08      	pop	{r3, pc}
		case 'V': tunerstudio_send_page(); 												break;
   82a80:	4b18      	ldr	r3, [pc, #96]	; (82ae4 <tunerstudio_command+0x150>)
   82a82:	4798      	blx	r3
   82a84:	bd08      	pop	{r3, pc}
		case 'W': WriteFlag = TRUE;														break;
   82a86:	2201      	movs	r2, #1
   82a88:	4b07      	ldr	r3, [pc, #28]	; (82aa8 <tunerstudio_command+0x114>)
   82a8a:	701a      	strb	r2, [r3, #0]
   82a8c:	bd08      	pop	{r3, pc}
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   82a8e:	4b16      	ldr	r3, [pc, #88]	; (82ae8 <tunerstudio_command+0x154>)
   82a90:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   82a92:	4b16      	ldr	r3, [pc, #88]	; (82aec <tunerstudio_command+0x158>)
   82a94:	4798      	blx	r3
			uart_enable_rx_interrupt();
   82a96:	4b16      	ldr	r3, [pc, #88]	; (82af0 <tunerstudio_command+0x15c>)
   82a98:	4798      	blx	r3
			break;
   82a9a:	bd08      	pop	{r3, pc}
		case 'D': tunerstudio_debug_global_function(); break;
   82a9c:	4b15      	ldr	r3, [pc, #84]	; (82af4 <tunerstudio_command+0x160>)
   82a9e:	4798      	blx	r3
   82aa0:	bd08      	pop	{r3, pc}
   82aa2:	bf00      	nop
   82aa4:	200723f9 	.word	0x200723f9
   82aa8:	200709d6 	.word	0x200709d6
   82aac:	20071eb1 	.word	0x20071eb1
   82ab0:	20070a24 	.word	0x20070a24
   82ab4:	00082551 	.word	0x00082551
   82ab8:	20071ec4 	.word	0x20071ec4
   82abc:	20071eb2 	.word	0x20071eb2
   82ac0:	200723fc 	.word	0x200723fc
   82ac4:	10624dd3 	.word	0x10624dd3
   82ac8:	20071574 	.word	0x20071574
   82acc:	00082de1 	.word	0x00082de1
   82ad0:	000826c1 	.word	0x000826c1
   82ad4:	00082b85 	.word	0x00082b85
   82ad8:	00084414 	.word	0x00084414
   82adc:	00084418 	.word	0x00084418
   82ae0:	0008443c 	.word	0x0008443c
   82ae4:	00082471 	.word	0x00082471
   82ae8:	00082c25 	.word	0x00082c25
   82aec:	00082801 	.word	0x00082801
   82af0:	00082c09 	.word	0x00082c09
   82af4:	00082871 	.word	0x00082871

00082af8 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   82af8:	f44f 7280 	mov.w	r2, #256	; 0x100
   82afc:	4b08      	ldr	r3, [pc, #32]	; (82b20 <uart_init+0x28>)
   82afe:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82b00:	f503 7300 	add.w	r3, r3, #512	; 0x200
   82b04:	2250      	movs	r2, #80	; 0x50
   82b06:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   82b08:	f44f 6200 	mov.w	r2, #2048	; 0x800
   82b0c:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   82b0e:	220b      	movs	r2, #11
   82b10:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   82b12:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82b16:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   82b18:	4a02      	ldr	r2, [pc, #8]	; (82b24 <uart_init+0x2c>)
   82b1a:	4b03      	ldr	r3, [pc, #12]	; (82b28 <uart_init+0x30>)
   82b1c:	601a      	str	r2, [r3, #0]
   82b1e:	4770      	bx	lr
   82b20:	400e0600 	.word	0x400e0600
   82b24:	400e0900 	.word	0x400e0900
   82b28:	200715a0 	.word	0x200715a0

00082b2c <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   82b2c:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82b2e:	210c      	movs	r1, #12
   82b30:	2008      	movs	r0, #8
   82b32:	4b0c      	ldr	r3, [pc, #48]	; (82b64 <uart_tx_interrupt_init+0x38>)
   82b34:	4798      	blx	r3
   82b36:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   82b38:	480b      	ldr	r0, [pc, #44]	; (82b68 <uart_tx_interrupt_init+0x3c>)
   82b3a:	461a      	mov	r2, r3
		RxString[i] = NULL;
   82b3c:	490b      	ldr	r1, [pc, #44]	; (82b6c <uart_tx_interrupt_init+0x40>)
		TxString[i] = NULL;
   82b3e:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   82b40:	54ca      	strb	r2, [r1, r3]
   82b42:	3301      	adds	r3, #1
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   82b44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82b48:	d1f9      	bne.n	82b3e <uart_tx_interrupt_init+0x12>
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   82b4a:	2300      	movs	r3, #0
   82b4c:	4a08      	ldr	r2, [pc, #32]	; (82b70 <uart_tx_interrupt_init+0x44>)
   82b4e:	8013      	strh	r3, [r2, #0]
   82b50:	4a08      	ldr	r2, [pc, #32]	; (82b74 <uart_tx_interrupt_init+0x48>)
   82b52:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   82b54:	4a08      	ldr	r2, [pc, #32]	; (82b78 <uart_tx_interrupt_init+0x4c>)
   82b56:	8013      	strh	r3, [r2, #0]
   82b58:	4a08      	ldr	r2, [pc, #32]	; (82b7c <uart_tx_interrupt_init+0x50>)
   82b5a:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   82b5c:	4a08      	ldr	r2, [pc, #32]	; (82b80 <uart_tx_interrupt_init+0x54>)
   82b5e:	7013      	strb	r3, [r2, #0]
   82b60:	bd08      	pop	{r3, pc}
   82b62:	bf00      	nop
   82b64:	000817e5 	.word	0x000817e5
   82b68:	20070a34 	.word	0x20070a34
   82b6c:	20071174 	.word	0x20071174
   82b70:	200709d4 	.word	0x200709d4
   82b74:	200709dc 	.word	0x200709dc
   82b78:	20071626 	.word	0x20071626
   82b7c:	20071a28 	.word	0x20071a28
   82b80:	2007159c 	.word	0x2007159c

00082b84 <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82b84:	7803      	ldrb	r3, [r0, #0]
   82b86:	b303      	cbz	r3, 82bca <uart_interrupt_transfer+0x46>
   82b88:	4b12      	ldr	r3, [pc, #72]	; (82bd4 <uart_interrupt_transfer+0x50>)
   82b8a:	881b      	ldrh	r3, [r3, #0]
   82b8c:	b29b      	uxth	r3, r3
   82b8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82b92:	d21a      	bcs.n	82bca <uart_interrupt_transfer+0x46>
{
   82b94:	b470      	push	{r4, r5, r6}
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82b96:	4605      	mov	r5, r0
   82b98:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   82b9a:	4c0e      	ldr	r4, [pc, #56]	; (82bd4 <uart_interrupt_transfer+0x50>)
   82b9c:	4e0e      	ldr	r6, [pc, #56]	; (82bd8 <uart_interrupt_transfer+0x54>)
   82b9e:	8822      	ldrh	r2, [r4, #0]
   82ba0:	b292      	uxth	r2, r2
   82ba2:	1c51      	adds	r1, r2, #1
   82ba4:	b289      	uxth	r1, r1
   82ba6:	8021      	strh	r1, [r4, #0]
   82ba8:	3301      	adds	r3, #1
   82baa:	b29b      	uxth	r3, r3
   82bac:	7829      	ldrb	r1, [r5, #0]
   82bae:	54b1      	strb	r1, [r6, r2]
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82bb0:	18c5      	adds	r5, r0, r3
   82bb2:	5cc2      	ldrb	r2, [r0, r3]
   82bb4:	b122      	cbz	r2, 82bc0 <uart_interrupt_transfer+0x3c>
   82bb6:	8822      	ldrh	r2, [r4, #0]
   82bb8:	b292      	uxth	r2, r2
   82bba:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   82bbe:	d3ee      	bcc.n	82b9e <uart_interrupt_transfer+0x1a>
	UART->UART_IER = UART_IER_TXRDY;
   82bc0:	2202      	movs	r2, #2
   82bc2:	4b06      	ldr	r3, [pc, #24]	; (82bdc <uart_interrupt_transfer+0x58>)
   82bc4:	609a      	str	r2, [r3, #8]
}
   82bc6:	bc70      	pop	{r4, r5, r6}
   82bc8:	4770      	bx	lr
	UART->UART_IER = UART_IER_TXRDY;
   82bca:	2202      	movs	r2, #2
   82bcc:	4b03      	ldr	r3, [pc, #12]	; (82bdc <uart_interrupt_transfer+0x58>)
   82bce:	609a      	str	r2, [r3, #8]
   82bd0:	4770      	bx	lr
   82bd2:	bf00      	nop
   82bd4:	200709dc 	.word	0x200709dc
   82bd8:	20070a34 	.word	0x20070a34
   82bdc:	400e0800 	.word	0x400e0800

00082be0 <uart_load_tx_buffer>:
	uart_enable_tx_interrupt();
}

void uart_load_tx_buffer(uint8_t data)
{
	TxString[TxStringHead++] = data;
   82be0:	4904      	ldr	r1, [pc, #16]	; (82bf4 <uart_load_tx_buffer+0x14>)
   82be2:	880b      	ldrh	r3, [r1, #0]
   82be4:	b29b      	uxth	r3, r3
   82be6:	1c5a      	adds	r2, r3, #1
   82be8:	b292      	uxth	r2, r2
   82bea:	800a      	strh	r2, [r1, #0]
   82bec:	4a02      	ldr	r2, [pc, #8]	; (82bf8 <uart_load_tx_buffer+0x18>)
   82bee:	54d0      	strb	r0, [r2, r3]
   82bf0:	4770      	bx	lr
   82bf2:	bf00      	nop
   82bf4:	200709dc 	.word	0x200709dc
   82bf8:	20070a34 	.word	0x20070a34

00082bfc <uart_enable_tx_interrupt>:
}

void uart_enable_tx_interrupt(void)
{
	UART->UART_IER = UART_IER_TXRDY;
   82bfc:	2202      	movs	r2, #2
   82bfe:	4b01      	ldr	r3, [pc, #4]	; (82c04 <uart_enable_tx_interrupt+0x8>)
   82c00:	609a      	str	r2, [r3, #8]
   82c02:	4770      	bx	lr
   82c04:	400e0800 	.word	0x400e0800

00082c08 <uart_enable_rx_interrupt>:
}

void uart_enable_rx_interrupt(void)
{
   82c08:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82c0a:	210c      	movs	r1, #12
   82c0c:	2008      	movs	r0, #8
   82c0e:	4b03      	ldr	r3, [pc, #12]	; (82c1c <uart_enable_rx_interrupt+0x14>)
   82c10:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   82c12:	2201      	movs	r2, #1
   82c14:	4b02      	ldr	r3, [pc, #8]	; (82c20 <uart_enable_rx_interrupt+0x18>)
   82c16:	609a      	str	r2, [r3, #8]
   82c18:	bd08      	pop	{r3, pc}
   82c1a:	bf00      	nop
   82c1c:	000817e5 	.word	0x000817e5
   82c20:	400e0800 	.word	0x400e0800

00082c24 <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82c24:	2201      	movs	r2, #1
   82c26:	4b01      	ldr	r3, [pc, #4]	; (82c2c <uart_disable_rx_interrupt+0x8>)
   82c28:	60da      	str	r2, [r3, #12]
   82c2a:	4770      	bx	lr
   82c2c:	400e0800 	.word	0x400e0800

00082c30 <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   82c30:	4b10      	ldr	r3, [pc, #64]	; (82c74 <uart_rx_read_buffer+0x44>)
   82c32:	881a      	ldrh	r2, [r3, #0]
   82c34:	b292      	uxth	r2, r2
   82c36:	4b10      	ldr	r3, [pc, #64]	; (82c78 <uart_rx_read_buffer+0x48>)
   82c38:	881b      	ldrh	r3, [r3, #0]
   82c3a:	b29b      	uxth	r3, r3
   82c3c:	429a      	cmp	r2, r3
   82c3e:	d012      	beq.n	82c66 <uart_rx_read_buffer+0x36>
{
   82c40:	b510      	push	{r4, lr}
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	tunerstudio_command(RxString[RxStringTail++]);
   82c42:	4c0c      	ldr	r4, [pc, #48]	; (82c74 <uart_rx_read_buffer+0x44>)
   82c44:	8823      	ldrh	r3, [r4, #0]
   82c46:	b29b      	uxth	r3, r3
   82c48:	1c5a      	adds	r2, r3, #1
   82c4a:	b292      	uxth	r2, r2
   82c4c:	8022      	strh	r2, [r4, #0]
   82c4e:	4a0b      	ldr	r2, [pc, #44]	; (82c7c <uart_rx_read_buffer+0x4c>)
   82c50:	5cd0      	ldrb	r0, [r2, r3]
   82c52:	4b0b      	ldr	r3, [pc, #44]	; (82c80 <uart_rx_read_buffer+0x50>)
   82c54:	4798      	blx	r3
	if (RxStringTail >= RXBUFFERSIZE)
   82c56:	8823      	ldrh	r3, [r4, #0]
   82c58:	b29b      	uxth	r3, r3
   82c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82c5e:	d301      	bcc.n	82c64 <uart_rx_read_buffer+0x34>
	{
		RxStringTail = 0;
   82c60:	2200      	movs	r2, #0
   82c62:	8022      	strh	r2, [r4, #0]
   82c64:	bd10      	pop	{r4, pc}
		RxStringTail = RxStringHead = 0;
   82c66:	2300      	movs	r3, #0
   82c68:	4a03      	ldr	r2, [pc, #12]	; (82c78 <uart_rx_read_buffer+0x48>)
   82c6a:	8013      	strh	r3, [r2, #0]
   82c6c:	4a01      	ldr	r2, [pc, #4]	; (82c74 <uart_rx_read_buffer+0x44>)
   82c6e:	8013      	strh	r3, [r2, #0]
		return;
   82c70:	4770      	bx	lr
   82c72:	bf00      	nop
   82c74:	20071626 	.word	0x20071626
   82c78:	20071a28 	.word	0x20071a28
   82c7c:	20071174 	.word	0x20071174
   82c80:	00082995 	.word	0x00082995

00082c84 <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   82c84:	4a03      	ldr	r2, [pc, #12]	; (82c94 <uart_transfer+0x10>)
   82c86:	6953      	ldr	r3, [r2, #20]
   82c88:	f013 0f02 	tst.w	r3, #2
   82c8c:	d0fb      	beq.n	82c86 <uart_transfer+0x2>
	UART->UART_THR = transmit;
   82c8e:	4b01      	ldr	r3, [pc, #4]	; (82c94 <uart_transfer+0x10>)
   82c90:	61d8      	str	r0, [r3, #28]
   82c92:	4770      	bx	lr
   82c94:	400e0800 	.word	0x400e0800

00082c98 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   82c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82c9c:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   82c9e:	2601      	movs	r6, #1
	uint8_t start = 0;
   82ca0:	2200      	movs	r2, #0
	uint32_t div = 1000000000;		// Divider to divide data with
   82ca2:	4c0f      	ldr	r4, [pc, #60]	; (82ce0 <uart_print_int+0x48>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   82ca4:	f8df 9040 	ldr.w	r9, [pc, #64]	; 82ce8 <uart_print_int+0x50>
			start = 1;
   82ca8:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   82caa:	4f0e      	ldr	r7, [pc, #56]	; (82ce4 <uart_print_int+0x4c>)
   82cac:	e00b      	b.n	82cc6 <uart_print_int+0x2e>
			uart_transfer(send);
   82cae:	47c8      	blx	r9
			start = 1;
   82cb0:	4642      	mov	r2, r8
		data %= div;
   82cb2:	fbb5 f3f4 	udiv	r3, r5, r4
   82cb6:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   82cba:	fba7 3404 	umull	r3, r4, r7, r4
   82cbe:	08e4      	lsrs	r4, r4, #3
	for (int i = 1; i <= cnt; i++)
   82cc0:	3601      	adds	r6, #1
   82cc2:	2e0b      	cmp	r6, #11
   82cc4:	d00a      	beq.n	82cdc <uart_print_int+0x44>
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82cc6:	fbb5 f0f4 	udiv	r0, r5, r4
   82cca:	3030      	adds	r0, #48	; 0x30
   82ccc:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   82cce:	2830      	cmp	r0, #48	; 0x30
   82cd0:	d1ed      	bne.n	82cae <uart_print_int+0x16>
   82cd2:	2a00      	cmp	r2, #0
   82cd4:	d1eb      	bne.n	82cae <uart_print_int+0x16>
   82cd6:	2e0a      	cmp	r6, #10
   82cd8:	d1eb      	bne.n	82cb2 <uart_print_int+0x1a>
   82cda:	e7e8      	b.n	82cae <uart_print_int+0x16>
	}
	//uart_new_line();
}
   82cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82ce0:	3b9aca00 	.word	0x3b9aca00
   82ce4:	cccccccd 	.word	0xcccccccd
   82ce8:	00082c85 	.word	0x00082c85

00082cec <uart_new_line>:
void uart_new_line(void)
{
   82cec:	b508      	push	{r3, lr}
	uart_transfer(10);
   82cee:	200a      	movs	r0, #10
   82cf0:	4b01      	ldr	r3, [pc, #4]	; (82cf8 <uart_new_line+0xc>)
   82cf2:	4798      	blx	r3
   82cf4:	bd08      	pop	{r3, pc}
   82cf6:	bf00      	nop
   82cf8:	00082c85 	.word	0x00082c85

00082cfc <uart_print_string>:
}

void uart_print_string(char * data)
{
   82cfc:	b570      	push	{r4, r5, r6, lr}
   82cfe:	4605      	mov	r5, r0
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 && i < 30)
   82d00:	7800      	ldrb	r0, [r0, #0]
   82d02:	b140      	cbz	r0, 82d16 <uart_print_string+0x1a>
   82d04:	462c      	mov	r4, r5
   82d06:	351e      	adds	r5, #30
		uart_transfer(data[i++]);
   82d08:	4e05      	ldr	r6, [pc, #20]	; (82d20 <uart_print_string+0x24>)
   82d0a:	47b0      	blx	r6
	while(data[i] != 0 && i < 30)
   82d0c:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82d10:	b108      	cbz	r0, 82d16 <uart_print_string+0x1a>
   82d12:	42ac      	cmp	r4, r5
   82d14:	d1f9      	bne.n	82d0a <uart_print_string+0xe>
	uart_transfer(32); // space
   82d16:	2020      	movs	r0, #32
   82d18:	4b01      	ldr	r3, [pc, #4]	; (82d20 <uart_print_string+0x24>)
   82d1a:	4798      	blx	r3
   82d1c:	bd70      	pop	{r4, r5, r6, pc}
   82d1e:	bf00      	nop
   82d20:	00082c85 	.word	0x00082c85

00082d24 <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   82d24:	4b21      	ldr	r3, [pc, #132]	; (82dac <UART_Handler+0x88>)
   82d26:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82d28:	4b21      	ldr	r3, [pc, #132]	; (82db0 <UART_Handler+0x8c>)
   82d2a:	881b      	ldrh	r3, [r3, #0]
   82d2c:	b29b      	uxth	r3, r3
   82d2e:	b1e3      	cbz	r3, 82d6a <UART_Handler+0x46>
   82d30:	f012 0f02 	tst.w	r2, #2
   82d34:	d019      	beq.n	82d6a <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   82d36:	491f      	ldr	r1, [pc, #124]	; (82db4 <UART_Handler+0x90>)
   82d38:	880b      	ldrh	r3, [r1, #0]
   82d3a:	b29b      	uxth	r3, r3
   82d3c:	481e      	ldr	r0, [pc, #120]	; (82db8 <UART_Handler+0x94>)
   82d3e:	5cc3      	ldrb	r3, [r0, r3]
   82d40:	b2db      	uxtb	r3, r3
   82d42:	481a      	ldr	r0, [pc, #104]	; (82dac <UART_Handler+0x88>)
   82d44:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   82d46:	880b      	ldrh	r3, [r1, #0]
   82d48:	3301      	adds	r3, #1
   82d4a:	b29b      	uxth	r3, r3
   82d4c:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   82d4e:	8809      	ldrh	r1, [r1, #0]
   82d50:	b289      	uxth	r1, r1
   82d52:	4b17      	ldr	r3, [pc, #92]	; (82db0 <UART_Handler+0x8c>)
   82d54:	881b      	ldrh	r3, [r3, #0]
   82d56:	b29b      	uxth	r3, r3
   82d58:	4299      	cmp	r1, r3
   82d5a:	d306      	bcc.n	82d6a <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   82d5c:	2300      	movs	r3, #0
   82d5e:	4914      	ldr	r1, [pc, #80]	; (82db0 <UART_Handler+0x8c>)
   82d60:	800b      	strh	r3, [r1, #0]
   82d62:	4914      	ldr	r1, [pc, #80]	; (82db4 <UART_Handler+0x90>)
   82d64:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   82d66:	2102      	movs	r1, #2
   82d68:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   82d6a:	f012 0f01 	tst.w	r2, #1
   82d6e:	d018      	beq.n	82da2 <UART_Handler+0x7e>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82d70:	4b0e      	ldr	r3, [pc, #56]	; (82dac <UART_Handler+0x88>)
   82d72:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   82d74:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   82d78:	d114      	bne.n	82da4 <UART_Handler+0x80>
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   82d7a:	4a10      	ldr	r2, [pc, #64]	; (82dbc <UART_Handler+0x98>)
   82d7c:	8813      	ldrh	r3, [r2, #0]
   82d7e:	b29b      	uxth	r3, r3
   82d80:	1c58      	adds	r0, r3, #1
   82d82:	b280      	uxth	r0, r0
   82d84:	8010      	strh	r0, [r2, #0]
		uint8_t receive = UART->UART_RHR;
   82d86:	b2c9      	uxtb	r1, r1
		RxString[RxStringHead++] = receive;
   82d88:	480d      	ldr	r0, [pc, #52]	; (82dc0 <UART_Handler+0x9c>)
   82d8a:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   82d8c:	8813      	ldrh	r3, [r2, #0]
   82d8e:	b29b      	uxth	r3, r3
   82d90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82d94:	d302      	bcc.n	82d9c <UART_Handler+0x78>
		{
			RxStringHead = 0;
   82d96:	2200      	movs	r2, #0
   82d98:	4b08      	ldr	r3, [pc, #32]	; (82dbc <UART_Handler+0x98>)
   82d9a:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   82d9c:	2201      	movs	r2, #1
   82d9e:	4b09      	ldr	r3, [pc, #36]	; (82dc4 <UART_Handler+0xa0>)
   82da0:	701a      	strb	r2, [r3, #0]
   82da2:	4770      	bx	lr
			UART->UART_CR = UART_CR_RSTSTA;
   82da4:	f44f 7280 	mov.w	r2, #256	; 0x100
   82da8:	601a      	str	r2, [r3, #0]
			return;
   82daa:	4770      	bx	lr
   82dac:	400e0800 	.word	0x400e0800
   82db0:	200709dc 	.word	0x200709dc
   82db4:	200709d4 	.word	0x200709d4
   82db8:	20070a34 	.word	0x20070a34
   82dbc:	20071a28 	.word	0x20071a28
   82dc0:	20071174 	.word	0x20071174
   82dc4:	2007159c 	.word	0x2007159c

00082dc8 <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   82dc8:	4a04      	ldr	r2, [pc, #16]	; (82ddc <uart_receive+0x14>)
   82dca:	6953      	ldr	r3, [r2, #20]
   82dcc:	f013 0f01 	tst.w	r3, #1
   82dd0:	d0fb      	beq.n	82dca <uart_receive+0x2>
	return UART->UART_RHR;
   82dd2:	4b02      	ldr	r3, [pc, #8]	; (82ddc <uart_receive+0x14>)
   82dd4:	6998      	ldr	r0, [r3, #24]
}
   82dd6:	b2c0      	uxtb	r0, r0
   82dd8:	4770      	bx	lr
   82dda:	bf00      	nop
   82ddc:	400e0800 	.word	0x400e0800

00082de0 <uart_load_pdc_tx_buffer>:

void uart_load_pdc_tx_buffer(uint8_t * address, uint16_t size)
{
   82de0:	b510      	push	{r4, lr}
	PdcTxPacket.ul_addr = address;
   82de2:	4b07      	ldr	r3, [pc, #28]	; (82e00 <uart_load_pdc_tx_buffer+0x20>)
   82de4:	6018      	str	r0, [r3, #0]
	PdcTxPacket.ul_size = size;
   82de6:	6059      	str	r1, [r3, #4]
	pdc_tx_init(PdcInterface, &PdcTxPacket, NULL);
   82de8:	4c06      	ldr	r4, [pc, #24]	; (82e04 <uart_load_pdc_tx_buffer+0x24>)
   82dea:	2200      	movs	r2, #0
   82dec:	4619      	mov	r1, r3
   82dee:	6820      	ldr	r0, [r4, #0]
   82df0:	4b05      	ldr	r3, [pc, #20]	; (82e08 <uart_load_pdc_tx_buffer+0x28>)
   82df2:	4798      	blx	r3
	pdc_enable_transfer(PdcInterface, PERIPH_PTCR_TXTEN);
   82df4:	f44f 7180 	mov.w	r1, #256	; 0x100
   82df8:	6820      	ldr	r0, [r4, #0]
   82dfa:	4b04      	ldr	r3, [pc, #16]	; (82e0c <uart_load_pdc_tx_buffer+0x2c>)
   82dfc:	4798      	blx	r3
   82dfe:	bd10      	pop	{r4, pc}
   82e00:	200723f0 	.word	0x200723f0
   82e04:	200715a0 	.word	0x200715a0
   82e08:	000803e9 	.word	0x000803e9
   82e0c:	00080401 	.word	0x00080401

00082e10 <main>:
		}
	}
}

int main (void)
{
   82e10:	b580      	push	{r7, lr}
   82e12:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   82e14:	4b49      	ldr	r3, [pc, #292]	; (82f3c <main+0x12c>)
   82e16:	4798      	blx	r3
	board_init();
   82e18:	4b49      	ldr	r3, [pc, #292]	; (82f40 <main+0x130>)
   82e1a:	4798      	blx	r3

	// Initialize pins
	pmc_enable_periph_clk(ID_PIOC);
   82e1c:	200d      	movs	r0, #13
   82e1e:	4c49      	ldr	r4, [pc, #292]	; (82f44 <main+0x134>)
   82e20:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
   82e22:	200e      	movs	r0, #14
   82e24:	47a0      	blx	r4
	// Configure pins as output MOVED TO CYLINDER INIT 17.4.17 JBB
 	pio_set_output(PIOC, IGN5_OUT, LOW, FALSE, FALSE); // debug pin
   82e26:	2400      	movs	r4, #0
   82e28:	9400      	str	r4, [sp, #0]
   82e2a:	4623      	mov	r3, r4
   82e2c:	4622      	mov	r2, r4
   82e2e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   82e32:	4845      	ldr	r0, [pc, #276]	; (82f48 <main+0x138>)
   82e34:	4d45      	ldr	r5, [pc, #276]	; (82f4c <main+0x13c>)
   82e36:	47a8      	blx	r5
	
	// Initialize UART communication
	uart_init();
   82e38:	4b45      	ldr	r3, [pc, #276]	; (82f50 <main+0x140>)
   82e3a:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   82e3c:	4b45      	ldr	r3, [pc, #276]	; (82f54 <main+0x144>)
   82e3e:	4798      	blx	r3
	uart_tx_interrupt_init();
   82e40:	4b45      	ldr	r3, [pc, #276]	; (82f58 <main+0x148>)
   82e42:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   82e44:	4845      	ldr	r0, [pc, #276]	; (82f5c <main+0x14c>)
   82e46:	4e46      	ldr	r6, [pc, #280]	; (82f60 <main+0x150>)
   82e48:	47b0      	blx	r6
   82e4a:	4d46      	ldr	r5, [pc, #280]	; (82f64 <main+0x154>)
   82e4c:	47a8      	blx	r5

	// Initialize TWI communication for EEPROM
	eeprom_init();
   82e4e:	4b46      	ldr	r3, [pc, #280]	; (82f68 <main+0x158>)
   82e50:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   82e52:	4b46      	ldr	r3, [pc, #280]	; (82f6c <main+0x15c>)
   82e54:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   82e56:	4b46      	ldr	r3, [pc, #280]	; (82f70 <main+0x160>)
   82e58:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   82e5a:	4b46      	ldr	r3, [pc, #280]	; (82f74 <main+0x164>)
   82e5c:	6818      	ldr	r0, [r3, #0]
   82e5e:	9002      	str	r0, [sp, #8]
   82e60:	889a      	ldrh	r2, [r3, #4]
   82e62:	799b      	ldrb	r3, [r3, #6]
   82e64:	f8ad 200c 	strh.w	r2, [sp, #12]
   82e68:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82e6c:	220a      	movs	r2, #10
   82e6e:	2101      	movs	r1, #1
   82e70:	a802      	add	r0, sp, #8
   82e72:	4b41      	ldr	r3, [pc, #260]	; (82f78 <main+0x168>)
   82e74:	4798      	blx	r3
	adc_start(ADC);
   82e76:	4841      	ldr	r0, [pc, #260]	; (82f7c <main+0x16c>)
   82e78:	4b41      	ldr	r3, [pc, #260]	; (82f80 <main+0x170>)
   82e7a:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	timer_init(GLOBAL_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC8_PRIORITY);
   82e7c:	2309      	movs	r3, #9
   82e7e:	221d      	movs	r2, #29
   82e80:	f248 4102 	movw	r1, #33794	; 0x8402
   82e84:	2008      	movs	r0, #8
   82e86:	4f3f      	ldr	r7, [pc, #252]	; (82f84 <main+0x174>)
   82e88:	47b8      	blx	r7
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82e8a:	4b3f      	ldr	r3, [pc, #252]	; (82f88 <main+0x178>)
   82e8c:	881b      	ldrh	r3, [r3, #0]
   82e8e:	4f3f      	ldr	r7, [pc, #252]	; (82f8c <main+0x17c>)
   82e90:	4a3f      	ldr	r2, [pc, #252]	; (82f90 <main+0x180>)
   82e92:	fb92 f2f3 	sdiv	r2, r2, r3
   82e96:	2102      	movs	r1, #2
   82e98:	4638      	mov	r0, r7
   82e9a:	4b3e      	ldr	r3, [pc, #248]	; (82f94 <main+0x184>)
   82e9c:	4798      	blx	r3
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82e9e:	f640 2241 	movw	r2, #2625	; 0xa41
   82ea2:	2102      	movs	r1, #2
   82ea4:	4638      	mov	r0, r7
   82ea6:	4b3c      	ldr	r3, [pc, #240]	; (82f98 <main+0x188>)
   82ea8:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   82eaa:	4b3c      	ldr	r3, [pc, #240]	; (82f9c <main+0x18c>)
   82eac:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();	
   82eae:	4b3c      	ldr	r3, [pc, #240]	; (82fa0 <main+0x190>)
   82eb0:	4798      	blx	r3
	
	/************* RJR **************/
	
	// Enable external interrupt for PIOA register, crank and cam
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82eb2:	2302      	movs	r3, #2
   82eb4:	4622      	mov	r2, r4
   82eb6:	2180      	movs	r1, #128	; 0x80
   82eb8:	200b      	movs	r0, #11
   82eba:	4f3a      	ldr	r7, [pc, #232]	; (82fa4 <main+0x194>)
   82ebc:	47b8      	blx	r7
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82ebe:	2302      	movs	r3, #2
   82ec0:	4622      	mov	r2, r4
   82ec2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82ec6:	200b      	movs	r0, #11
   82ec8:	47b8      	blx	r7
// 	timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
// 	timer_init(CYLINDER_2_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC1_PRIORITY);
// 	timer_init(CYLINDER_3_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC2_PRIORITY);
// 	timer_init(CYLINDER_4_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC3_PRIORITY);
	
	uart_print_string("Init done"); uart_new_line();
   82eca:	4837      	ldr	r0, [pc, #220]	; (82fa8 <main+0x198>)
   82ecc:	47b0      	blx	r6
   82ece:	47a8      	blx	r5

	uart_print_int(sizeof(debug_cylinder)); uart_new_line();
   82ed0:	2080      	movs	r0, #128	; 0x80
   82ed2:	4b36      	ldr	r3, [pc, #216]	; (82fac <main+0x19c>)
   82ed4:	4798      	blx	r3
   82ed6:	47a8      	blx	r5
	
	while (1)
	{			
		
		if (AdcFlag)
   82ed8:	4d35      	ldr	r5, [pc, #212]	; (82fb0 <main+0x1a0>)
		{
 			AdcFlag = FALSE;
			// TODO: Maybe disable interrupts
			sensors_read_adc();
   82eda:	4f36      	ldr	r7, [pc, #216]	; (82fb4 <main+0x1a4>)
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		
		if (RxFlag)
   82edc:	4c36      	ldr	r4, [pc, #216]	; (82fb8 <main+0x1a8>)
		if (CrankSignalFlag)
		{
			CrankSignalFlag = FALSE;
			decoders_crank_primary();
		}
		if (CrankNewCycleFlag)
   82ede:	4e37      	ldr	r6, [pc, #220]	; (82fbc <main+0x1ac>)
   82ee0:	e00a      	b.n	82ef8 <main+0xe8>
 			AdcFlag = FALSE;
   82ee2:	2300      	movs	r3, #0
   82ee4:	702b      	strb	r3, [r5, #0]
			sensors_read_adc();
   82ee6:	47b8      	blx	r7
   82ee8:	e009      	b.n	82efe <main+0xee>
			RxFlag = FALSE;
   82eea:	2300      	movs	r3, #0
   82eec:	7023      	strb	r3, [r4, #0]
			uart_rx_read_buffer();
   82eee:	4b34      	ldr	r3, [pc, #208]	; (82fc0 <main+0x1b0>)
   82ef0:	4798      	blx	r3
   82ef2:	e007      	b.n	82f04 <main+0xf4>
		if (CrankNewCycleFlag)
   82ef4:	7833      	ldrb	r3, [r6, #0]
   82ef6:	b97b      	cbnz	r3, 82f18 <main+0x108>
		if (AdcFlag)
   82ef8:	782b      	ldrb	r3, [r5, #0]
   82efa:	2b00      	cmp	r3, #0
   82efc:	d1f1      	bne.n	82ee2 <main+0xd2>
		if (RxFlag)
   82efe:	7823      	ldrb	r3, [r4, #0]
   82f00:	2b00      	cmp	r3, #0
   82f02:	d1f2      	bne.n	82eea <main+0xda>
		if (CrankSignalFlag)
   82f04:	4b2f      	ldr	r3, [pc, #188]	; (82fc4 <main+0x1b4>)
   82f06:	781b      	ldrb	r3, [r3, #0]
   82f08:	2b00      	cmp	r3, #0
   82f0a:	d0f3      	beq.n	82ef4 <main+0xe4>
			CrankSignalFlag = FALSE;
   82f0c:	2200      	movs	r2, #0
   82f0e:	4b2d      	ldr	r3, [pc, #180]	; (82fc4 <main+0x1b4>)
   82f10:	701a      	strb	r2, [r3, #0]
			decoders_crank_primary();
   82f12:	4b2d      	ldr	r3, [pc, #180]	; (82fc8 <main+0x1b8>)
   82f14:	4798      	blx	r3
   82f16:	e7ed      	b.n	82ef4 <main+0xe4>
		{
			CrankNewCycleFlag = FALSE;
   82f18:	2300      	movs	r3, #0
   82f1a:	7033      	strb	r3, [r6, #0]
			if (isDebug)
   82f1c:	4b2b      	ldr	r3, [pc, #172]	; (82fcc <main+0x1bc>)
   82f1e:	681b      	ldr	r3, [r3, #0]
   82f20:	2b00      	cmp	r3, #0
   82f22:	d0e9      	beq.n	82ef8 <main+0xe8>
			{
				debug_cylinder[0].RealTimeLastRevCounts = LastCrankRevCounts;
   82f24:	4a2a      	ldr	r2, [pc, #168]	; (82fd0 <main+0x1c0>)
   82f26:	6811      	ldr	r1, [r2, #0]
   82f28:	4b2a      	ldr	r3, [pc, #168]	; (82fd4 <main+0x1c4>)
   82f2a:	6059      	str	r1, [r3, #4]
				debug_cylinder[1].RealTimeLastRevCounts = LastCrankRevCounts;
   82f2c:	6811      	ldr	r1, [r2, #0]
   82f2e:	6259      	str	r1, [r3, #36]	; 0x24
				debug_cylinder[2].RealTimeLastRevCounts = LastCrankRevCounts;
   82f30:	6811      	ldr	r1, [r2, #0]
   82f32:	6459      	str	r1, [r3, #68]	; 0x44
				debug_cylinder[3].RealTimeLastRevCounts = LastCrankRevCounts;
   82f34:	6812      	ldr	r2, [r2, #0]
   82f36:	665a      	str	r2, [r3, #100]	; 0x64
   82f38:	e7de      	b.n	82ef8 <main+0xe8>
   82f3a:	bf00      	nop
   82f3c:	00080305 	.word	0x00080305
   82f40:	00080369 	.word	0x00080369
   82f44:	000806f9 	.word	0x000806f9
   82f48:	400e1200 	.word	0x400e1200
   82f4c:	0008047d 	.word	0x0008047d
   82f50:	00082af9 	.word	0x00082af9
   82f54:	00082c09 	.word	0x00082c09
   82f58:	00082b2d 	.word	0x00082b2d
   82f5c:	00084528 	.word	0x00084528
   82f60:	00082cfd 	.word	0x00082cfd
   82f64:	00082ced 	.word	0x00082ced
   82f68:	000810a5 	.word	0x000810a5
   82f6c:	000814b1 	.word	0x000814b1
   82f70:	00080bd5 	.word	0x00080bd5
   82f74:	00084520 	.word	0x00084520
   82f78:	00080c71 	.word	0x00080c71
   82f7c:	400c0000 	.word	0x400c0000
   82f80:	000802e7 	.word	0x000802e7
   82f84:	00082105 	.word	0x00082105
   82f88:	20071aac 	.word	0x20071aac
   82f8c:	40088000 	.word	0x40088000
   82f90:	00280de8 	.word	0x00280de8
   82f94:	0008076d 	.word	0x0008076d
   82f98:	00080775 	.word	0x00080775
   82f9c:	00081ec1 	.word	0x00081ec1
   82fa0:	000823dd 	.word	0x000823dd
   82fa4:	00081835 	.word	0x00081835
   82fa8:	00084534 	.word	0x00084534
   82fac:	00082c99 	.word	0x00082c99
   82fb0:	20071f38 	.word	0x20071f38
   82fb4:	00081f11 	.word	0x00081f11
   82fb8:	2007159c 	.word	0x2007159c
   82fbc:	20071eb3 	.word	0x20071eb3
   82fc0:	00082c31 	.word	0x00082c31
   82fc4:	200723f8 	.word	0x200723f8
   82fc8:	00080f29 	.word	0x00080f29
   82fcc:	20071ed0 	.word	0x20071ed0
   82fd0:	200709d8 	.word	0x200709d8
   82fd4:	200715a4 	.word	0x200715a4

00082fd8 <__aeabi_drsub>:
   82fd8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82fdc:	e002      	b.n	82fe4 <__adddf3>
   82fde:	bf00      	nop

00082fe0 <__aeabi_dsub>:
   82fe0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082fe4 <__adddf3>:
   82fe4:	b530      	push	{r4, r5, lr}
   82fe6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82fea:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82fee:	ea94 0f05 	teq	r4, r5
   82ff2:	bf08      	it	eq
   82ff4:	ea90 0f02 	teqeq	r0, r2
   82ff8:	bf1f      	itttt	ne
   82ffa:	ea54 0c00 	orrsne.w	ip, r4, r0
   82ffe:	ea55 0c02 	orrsne.w	ip, r5, r2
   83002:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   83006:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8300a:	f000 80e2 	beq.w	831d2 <__adddf3+0x1ee>
   8300e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   83012:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   83016:	bfb8      	it	lt
   83018:	426d      	neglt	r5, r5
   8301a:	dd0c      	ble.n	83036 <__adddf3+0x52>
   8301c:	442c      	add	r4, r5
   8301e:	ea80 0202 	eor.w	r2, r0, r2
   83022:	ea81 0303 	eor.w	r3, r1, r3
   83026:	ea82 0000 	eor.w	r0, r2, r0
   8302a:	ea83 0101 	eor.w	r1, r3, r1
   8302e:	ea80 0202 	eor.w	r2, r0, r2
   83032:	ea81 0303 	eor.w	r3, r1, r3
   83036:	2d36      	cmp	r5, #54	; 0x36
   83038:	bf88      	it	hi
   8303a:	bd30      	pophi	{r4, r5, pc}
   8303c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83040:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83044:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   83048:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8304c:	d002      	beq.n	83054 <__adddf3+0x70>
   8304e:	4240      	negs	r0, r0
   83050:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83054:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   83058:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8305c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   83060:	d002      	beq.n	83068 <__adddf3+0x84>
   83062:	4252      	negs	r2, r2
   83064:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83068:	ea94 0f05 	teq	r4, r5
   8306c:	f000 80a7 	beq.w	831be <__adddf3+0x1da>
   83070:	f1a4 0401 	sub.w	r4, r4, #1
   83074:	f1d5 0e20 	rsbs	lr, r5, #32
   83078:	db0d      	blt.n	83096 <__adddf3+0xb2>
   8307a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8307e:	fa22 f205 	lsr.w	r2, r2, r5
   83082:	1880      	adds	r0, r0, r2
   83084:	f141 0100 	adc.w	r1, r1, #0
   83088:	fa03 f20e 	lsl.w	r2, r3, lr
   8308c:	1880      	adds	r0, r0, r2
   8308e:	fa43 f305 	asr.w	r3, r3, r5
   83092:	4159      	adcs	r1, r3
   83094:	e00e      	b.n	830b4 <__adddf3+0xd0>
   83096:	f1a5 0520 	sub.w	r5, r5, #32
   8309a:	f10e 0e20 	add.w	lr, lr, #32
   8309e:	2a01      	cmp	r2, #1
   830a0:	fa03 fc0e 	lsl.w	ip, r3, lr
   830a4:	bf28      	it	cs
   830a6:	f04c 0c02 	orrcs.w	ip, ip, #2
   830aa:	fa43 f305 	asr.w	r3, r3, r5
   830ae:	18c0      	adds	r0, r0, r3
   830b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   830b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   830b8:	d507      	bpl.n	830ca <__adddf3+0xe6>
   830ba:	f04f 0e00 	mov.w	lr, #0
   830be:	f1dc 0c00 	rsbs	ip, ip, #0
   830c2:	eb7e 0000 	sbcs.w	r0, lr, r0
   830c6:	eb6e 0101 	sbc.w	r1, lr, r1
   830ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   830ce:	d31b      	bcc.n	83108 <__adddf3+0x124>
   830d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   830d4:	d30c      	bcc.n	830f0 <__adddf3+0x10c>
   830d6:	0849      	lsrs	r1, r1, #1
   830d8:	ea5f 0030 	movs.w	r0, r0, rrx
   830dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
   830e0:	f104 0401 	add.w	r4, r4, #1
   830e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   830e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   830ec:	f080 809a 	bcs.w	83224 <__adddf3+0x240>
   830f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   830f4:	bf08      	it	eq
   830f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   830fa:	f150 0000 	adcs.w	r0, r0, #0
   830fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83102:	ea41 0105 	orr.w	r1, r1, r5
   83106:	bd30      	pop	{r4, r5, pc}
   83108:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8310c:	4140      	adcs	r0, r0
   8310e:	eb41 0101 	adc.w	r1, r1, r1
   83112:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83116:	f1a4 0401 	sub.w	r4, r4, #1
   8311a:	d1e9      	bne.n	830f0 <__adddf3+0x10c>
   8311c:	f091 0f00 	teq	r1, #0
   83120:	bf04      	itt	eq
   83122:	4601      	moveq	r1, r0
   83124:	2000      	moveq	r0, #0
   83126:	fab1 f381 	clz	r3, r1
   8312a:	bf08      	it	eq
   8312c:	3320      	addeq	r3, #32
   8312e:	f1a3 030b 	sub.w	r3, r3, #11
   83132:	f1b3 0220 	subs.w	r2, r3, #32
   83136:	da0c      	bge.n	83152 <__adddf3+0x16e>
   83138:	320c      	adds	r2, #12
   8313a:	dd08      	ble.n	8314e <__adddf3+0x16a>
   8313c:	f102 0c14 	add.w	ip, r2, #20
   83140:	f1c2 020c 	rsb	r2, r2, #12
   83144:	fa01 f00c 	lsl.w	r0, r1, ip
   83148:	fa21 f102 	lsr.w	r1, r1, r2
   8314c:	e00c      	b.n	83168 <__adddf3+0x184>
   8314e:	f102 0214 	add.w	r2, r2, #20
   83152:	bfd8      	it	le
   83154:	f1c2 0c20 	rsble	ip, r2, #32
   83158:	fa01 f102 	lsl.w	r1, r1, r2
   8315c:	fa20 fc0c 	lsr.w	ip, r0, ip
   83160:	bfdc      	itt	le
   83162:	ea41 010c 	orrle.w	r1, r1, ip
   83166:	4090      	lslle	r0, r2
   83168:	1ae4      	subs	r4, r4, r3
   8316a:	bfa2      	ittt	ge
   8316c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   83170:	4329      	orrge	r1, r5
   83172:	bd30      	popge	{r4, r5, pc}
   83174:	ea6f 0404 	mvn.w	r4, r4
   83178:	3c1f      	subs	r4, #31
   8317a:	da1c      	bge.n	831b6 <__adddf3+0x1d2>
   8317c:	340c      	adds	r4, #12
   8317e:	dc0e      	bgt.n	8319e <__adddf3+0x1ba>
   83180:	f104 0414 	add.w	r4, r4, #20
   83184:	f1c4 0220 	rsb	r2, r4, #32
   83188:	fa20 f004 	lsr.w	r0, r0, r4
   8318c:	fa01 f302 	lsl.w	r3, r1, r2
   83190:	ea40 0003 	orr.w	r0, r0, r3
   83194:	fa21 f304 	lsr.w	r3, r1, r4
   83198:	ea45 0103 	orr.w	r1, r5, r3
   8319c:	bd30      	pop	{r4, r5, pc}
   8319e:	f1c4 040c 	rsb	r4, r4, #12
   831a2:	f1c4 0220 	rsb	r2, r4, #32
   831a6:	fa20 f002 	lsr.w	r0, r0, r2
   831aa:	fa01 f304 	lsl.w	r3, r1, r4
   831ae:	ea40 0003 	orr.w	r0, r0, r3
   831b2:	4629      	mov	r1, r5
   831b4:	bd30      	pop	{r4, r5, pc}
   831b6:	fa21 f004 	lsr.w	r0, r1, r4
   831ba:	4629      	mov	r1, r5
   831bc:	bd30      	pop	{r4, r5, pc}
   831be:	f094 0f00 	teq	r4, #0
   831c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   831c6:	bf06      	itte	eq
   831c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   831cc:	3401      	addeq	r4, #1
   831ce:	3d01      	subne	r5, #1
   831d0:	e74e      	b.n	83070 <__adddf3+0x8c>
   831d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   831d6:	bf18      	it	ne
   831d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   831dc:	d029      	beq.n	83232 <__adddf3+0x24e>
   831de:	ea94 0f05 	teq	r4, r5
   831e2:	bf08      	it	eq
   831e4:	ea90 0f02 	teqeq	r0, r2
   831e8:	d005      	beq.n	831f6 <__adddf3+0x212>
   831ea:	ea54 0c00 	orrs.w	ip, r4, r0
   831ee:	bf04      	itt	eq
   831f0:	4619      	moveq	r1, r3
   831f2:	4610      	moveq	r0, r2
   831f4:	bd30      	pop	{r4, r5, pc}
   831f6:	ea91 0f03 	teq	r1, r3
   831fa:	bf1e      	ittt	ne
   831fc:	2100      	movne	r1, #0
   831fe:	2000      	movne	r0, #0
   83200:	bd30      	popne	{r4, r5, pc}
   83202:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   83206:	d105      	bne.n	83214 <__adddf3+0x230>
   83208:	0040      	lsls	r0, r0, #1
   8320a:	4149      	adcs	r1, r1
   8320c:	bf28      	it	cs
   8320e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   83212:	bd30      	pop	{r4, r5, pc}
   83214:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   83218:	bf3c      	itt	cc
   8321a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8321e:	bd30      	popcc	{r4, r5, pc}
   83220:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83224:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   83228:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8322c:	f04f 0000 	mov.w	r0, #0
   83230:	bd30      	pop	{r4, r5, pc}
   83232:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   83236:	bf1a      	itte	ne
   83238:	4619      	movne	r1, r3
   8323a:	4610      	movne	r0, r2
   8323c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   83240:	bf1c      	itt	ne
   83242:	460b      	movne	r3, r1
   83244:	4602      	movne	r2, r0
   83246:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8324a:	bf06      	itte	eq
   8324c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   83250:	ea91 0f03 	teqeq	r1, r3
   83254:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   83258:	bd30      	pop	{r4, r5, pc}
   8325a:	bf00      	nop

0008325c <__aeabi_ui2d>:
   8325c:	f090 0f00 	teq	r0, #0
   83260:	bf04      	itt	eq
   83262:	2100      	moveq	r1, #0
   83264:	4770      	bxeq	lr
   83266:	b530      	push	{r4, r5, lr}
   83268:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8326c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83270:	f04f 0500 	mov.w	r5, #0
   83274:	f04f 0100 	mov.w	r1, #0
   83278:	e750      	b.n	8311c <__adddf3+0x138>
   8327a:	bf00      	nop

0008327c <__aeabi_i2d>:
   8327c:	f090 0f00 	teq	r0, #0
   83280:	bf04      	itt	eq
   83282:	2100      	moveq	r1, #0
   83284:	4770      	bxeq	lr
   83286:	b530      	push	{r4, r5, lr}
   83288:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8328c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83290:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   83294:	bf48      	it	mi
   83296:	4240      	negmi	r0, r0
   83298:	f04f 0100 	mov.w	r1, #0
   8329c:	e73e      	b.n	8311c <__adddf3+0x138>
   8329e:	bf00      	nop

000832a0 <__aeabi_f2d>:
   832a0:	0042      	lsls	r2, r0, #1
   832a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
   832a6:	ea4f 0131 	mov.w	r1, r1, rrx
   832aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
   832ae:	bf1f      	itttt	ne
   832b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   832b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   832b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   832bc:	4770      	bxne	lr
   832be:	f092 0f00 	teq	r2, #0
   832c2:	bf14      	ite	ne
   832c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   832c8:	4770      	bxeq	lr
   832ca:	b530      	push	{r4, r5, lr}
   832cc:	f44f 7460 	mov.w	r4, #896	; 0x380
   832d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   832d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   832d8:	e720      	b.n	8311c <__adddf3+0x138>
   832da:	bf00      	nop

000832dc <__aeabi_ul2d>:
   832dc:	ea50 0201 	orrs.w	r2, r0, r1
   832e0:	bf08      	it	eq
   832e2:	4770      	bxeq	lr
   832e4:	b530      	push	{r4, r5, lr}
   832e6:	f04f 0500 	mov.w	r5, #0
   832ea:	e00a      	b.n	83302 <__aeabi_l2d+0x16>

000832ec <__aeabi_l2d>:
   832ec:	ea50 0201 	orrs.w	r2, r0, r1
   832f0:	bf08      	it	eq
   832f2:	4770      	bxeq	lr
   832f4:	b530      	push	{r4, r5, lr}
   832f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   832fa:	d502      	bpl.n	83302 <__aeabi_l2d+0x16>
   832fc:	4240      	negs	r0, r0
   832fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83302:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83306:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8330a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8330e:	f43f aedc 	beq.w	830ca <__adddf3+0xe6>
   83312:	f04f 0203 	mov.w	r2, #3
   83316:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8331a:	bf18      	it	ne
   8331c:	3203      	addne	r2, #3
   8331e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83322:	bf18      	it	ne
   83324:	3203      	addne	r2, #3
   83326:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8332a:	f1c2 0320 	rsb	r3, r2, #32
   8332e:	fa00 fc03 	lsl.w	ip, r0, r3
   83332:	fa20 f002 	lsr.w	r0, r0, r2
   83336:	fa01 fe03 	lsl.w	lr, r1, r3
   8333a:	ea40 000e 	orr.w	r0, r0, lr
   8333e:	fa21 f102 	lsr.w	r1, r1, r2
   83342:	4414      	add	r4, r2
   83344:	e6c1      	b.n	830ca <__adddf3+0xe6>
   83346:	bf00      	nop

00083348 <__aeabi_dmul>:
   83348:	b570      	push	{r4, r5, r6, lr}
   8334a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8334e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83352:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83356:	bf1d      	ittte	ne
   83358:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8335c:	ea94 0f0c 	teqne	r4, ip
   83360:	ea95 0f0c 	teqne	r5, ip
   83364:	f000 f8de 	bleq	83524 <__aeabi_dmul+0x1dc>
   83368:	442c      	add	r4, r5
   8336a:	ea81 0603 	eor.w	r6, r1, r3
   8336e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   83372:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   83376:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8337a:	bf18      	it	ne
   8337c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83380:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83384:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83388:	d038      	beq.n	833fc <__aeabi_dmul+0xb4>
   8338a:	fba0 ce02 	umull	ip, lr, r0, r2
   8338e:	f04f 0500 	mov.w	r5, #0
   83392:	fbe1 e502 	umlal	lr, r5, r1, r2
   83396:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8339a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8339e:	f04f 0600 	mov.w	r6, #0
   833a2:	fbe1 5603 	umlal	r5, r6, r1, r3
   833a6:	f09c 0f00 	teq	ip, #0
   833aa:	bf18      	it	ne
   833ac:	f04e 0e01 	orrne.w	lr, lr, #1
   833b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   833b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   833b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   833bc:	d204      	bcs.n	833c8 <__aeabi_dmul+0x80>
   833be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   833c2:	416d      	adcs	r5, r5
   833c4:	eb46 0606 	adc.w	r6, r6, r6
   833c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   833cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   833d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   833d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   833d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   833dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   833e0:	bf88      	it	hi
   833e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   833e6:	d81e      	bhi.n	83426 <__aeabi_dmul+0xde>
   833e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   833ec:	bf08      	it	eq
   833ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   833f2:	f150 0000 	adcs.w	r0, r0, #0
   833f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   833fa:	bd70      	pop	{r4, r5, r6, pc}
   833fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   83400:	ea46 0101 	orr.w	r1, r6, r1
   83404:	ea40 0002 	orr.w	r0, r0, r2
   83408:	ea81 0103 	eor.w	r1, r1, r3
   8340c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   83410:	bfc2      	ittt	gt
   83412:	ebd4 050c 	rsbsgt	r5, r4, ip
   83416:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8341a:	bd70      	popgt	{r4, r5, r6, pc}
   8341c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83420:	f04f 0e00 	mov.w	lr, #0
   83424:	3c01      	subs	r4, #1
   83426:	f300 80ab 	bgt.w	83580 <__aeabi_dmul+0x238>
   8342a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8342e:	bfde      	ittt	le
   83430:	2000      	movle	r0, #0
   83432:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   83436:	bd70      	pople	{r4, r5, r6, pc}
   83438:	f1c4 0400 	rsb	r4, r4, #0
   8343c:	3c20      	subs	r4, #32
   8343e:	da35      	bge.n	834ac <__aeabi_dmul+0x164>
   83440:	340c      	adds	r4, #12
   83442:	dc1b      	bgt.n	8347c <__aeabi_dmul+0x134>
   83444:	f104 0414 	add.w	r4, r4, #20
   83448:	f1c4 0520 	rsb	r5, r4, #32
   8344c:	fa00 f305 	lsl.w	r3, r0, r5
   83450:	fa20 f004 	lsr.w	r0, r0, r4
   83454:	fa01 f205 	lsl.w	r2, r1, r5
   83458:	ea40 0002 	orr.w	r0, r0, r2
   8345c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83460:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83464:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83468:	fa21 f604 	lsr.w	r6, r1, r4
   8346c:	eb42 0106 	adc.w	r1, r2, r6
   83470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83474:	bf08      	it	eq
   83476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8347a:	bd70      	pop	{r4, r5, r6, pc}
   8347c:	f1c4 040c 	rsb	r4, r4, #12
   83480:	f1c4 0520 	rsb	r5, r4, #32
   83484:	fa00 f304 	lsl.w	r3, r0, r4
   83488:	fa20 f005 	lsr.w	r0, r0, r5
   8348c:	fa01 f204 	lsl.w	r2, r1, r4
   83490:	ea40 0002 	orr.w	r0, r0, r2
   83494:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83498:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8349c:	f141 0100 	adc.w	r1, r1, #0
   834a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   834a4:	bf08      	it	eq
   834a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   834aa:	bd70      	pop	{r4, r5, r6, pc}
   834ac:	f1c4 0520 	rsb	r5, r4, #32
   834b0:	fa00 f205 	lsl.w	r2, r0, r5
   834b4:	ea4e 0e02 	orr.w	lr, lr, r2
   834b8:	fa20 f304 	lsr.w	r3, r0, r4
   834bc:	fa01 f205 	lsl.w	r2, r1, r5
   834c0:	ea43 0302 	orr.w	r3, r3, r2
   834c4:	fa21 f004 	lsr.w	r0, r1, r4
   834c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   834cc:	fa21 f204 	lsr.w	r2, r1, r4
   834d0:	ea20 0002 	bic.w	r0, r0, r2
   834d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   834d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   834dc:	bf08      	it	eq
   834de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   834e2:	bd70      	pop	{r4, r5, r6, pc}
   834e4:	f094 0f00 	teq	r4, #0
   834e8:	d10f      	bne.n	8350a <__aeabi_dmul+0x1c2>
   834ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   834ee:	0040      	lsls	r0, r0, #1
   834f0:	eb41 0101 	adc.w	r1, r1, r1
   834f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   834f8:	bf08      	it	eq
   834fa:	3c01      	subeq	r4, #1
   834fc:	d0f7      	beq.n	834ee <__aeabi_dmul+0x1a6>
   834fe:	ea41 0106 	orr.w	r1, r1, r6
   83502:	f095 0f00 	teq	r5, #0
   83506:	bf18      	it	ne
   83508:	4770      	bxne	lr
   8350a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8350e:	0052      	lsls	r2, r2, #1
   83510:	eb43 0303 	adc.w	r3, r3, r3
   83514:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83518:	bf08      	it	eq
   8351a:	3d01      	subeq	r5, #1
   8351c:	d0f7      	beq.n	8350e <__aeabi_dmul+0x1c6>
   8351e:	ea43 0306 	orr.w	r3, r3, r6
   83522:	4770      	bx	lr
   83524:	ea94 0f0c 	teq	r4, ip
   83528:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8352c:	bf18      	it	ne
   8352e:	ea95 0f0c 	teqne	r5, ip
   83532:	d00c      	beq.n	8354e <__aeabi_dmul+0x206>
   83534:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83538:	bf18      	it	ne
   8353a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8353e:	d1d1      	bne.n	834e4 <__aeabi_dmul+0x19c>
   83540:	ea81 0103 	eor.w	r1, r1, r3
   83544:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83548:	f04f 0000 	mov.w	r0, #0
   8354c:	bd70      	pop	{r4, r5, r6, pc}
   8354e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83552:	bf06      	itte	eq
   83554:	4610      	moveq	r0, r2
   83556:	4619      	moveq	r1, r3
   83558:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8355c:	d019      	beq.n	83592 <__aeabi_dmul+0x24a>
   8355e:	ea94 0f0c 	teq	r4, ip
   83562:	d102      	bne.n	8356a <__aeabi_dmul+0x222>
   83564:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83568:	d113      	bne.n	83592 <__aeabi_dmul+0x24a>
   8356a:	ea95 0f0c 	teq	r5, ip
   8356e:	d105      	bne.n	8357c <__aeabi_dmul+0x234>
   83570:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   83574:	bf1c      	itt	ne
   83576:	4610      	movne	r0, r2
   83578:	4619      	movne	r1, r3
   8357a:	d10a      	bne.n	83592 <__aeabi_dmul+0x24a>
   8357c:	ea81 0103 	eor.w	r1, r1, r3
   83580:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83584:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83588:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8358c:	f04f 0000 	mov.w	r0, #0
   83590:	bd70      	pop	{r4, r5, r6, pc}
   83592:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83596:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8359a:	bd70      	pop	{r4, r5, r6, pc}

0008359c <__aeabi_ddiv>:
   8359c:	b570      	push	{r4, r5, r6, lr}
   8359e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   835a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   835a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   835aa:	bf1d      	ittte	ne
   835ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   835b0:	ea94 0f0c 	teqne	r4, ip
   835b4:	ea95 0f0c 	teqne	r5, ip
   835b8:	f000 f8a7 	bleq	8370a <__aeabi_ddiv+0x16e>
   835bc:	eba4 0405 	sub.w	r4, r4, r5
   835c0:	ea81 0e03 	eor.w	lr, r1, r3
   835c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   835c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   835cc:	f000 8088 	beq.w	836e0 <__aeabi_ddiv+0x144>
   835d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   835d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   835d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   835dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   835e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   835e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   835e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   835ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
   835f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   835f4:	429d      	cmp	r5, r3
   835f6:	bf08      	it	eq
   835f8:	4296      	cmpeq	r6, r2
   835fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   835fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83602:	d202      	bcs.n	8360a <__aeabi_ddiv+0x6e>
   83604:	085b      	lsrs	r3, r3, #1
   83606:	ea4f 0232 	mov.w	r2, r2, rrx
   8360a:	1ab6      	subs	r6, r6, r2
   8360c:	eb65 0503 	sbc.w	r5, r5, r3
   83610:	085b      	lsrs	r3, r3, #1
   83612:	ea4f 0232 	mov.w	r2, r2, rrx
   83616:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8361a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8361e:	ebb6 0e02 	subs.w	lr, r6, r2
   83622:	eb75 0e03 	sbcs.w	lr, r5, r3
   83626:	bf22      	ittt	cs
   83628:	1ab6      	subcs	r6, r6, r2
   8362a:	4675      	movcs	r5, lr
   8362c:	ea40 000c 	orrcs.w	r0, r0, ip
   83630:	085b      	lsrs	r3, r3, #1
   83632:	ea4f 0232 	mov.w	r2, r2, rrx
   83636:	ebb6 0e02 	subs.w	lr, r6, r2
   8363a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8363e:	bf22      	ittt	cs
   83640:	1ab6      	subcs	r6, r6, r2
   83642:	4675      	movcs	r5, lr
   83644:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83648:	085b      	lsrs	r3, r3, #1
   8364a:	ea4f 0232 	mov.w	r2, r2, rrx
   8364e:	ebb6 0e02 	subs.w	lr, r6, r2
   83652:	eb75 0e03 	sbcs.w	lr, r5, r3
   83656:	bf22      	ittt	cs
   83658:	1ab6      	subcs	r6, r6, r2
   8365a:	4675      	movcs	r5, lr
   8365c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83660:	085b      	lsrs	r3, r3, #1
   83662:	ea4f 0232 	mov.w	r2, r2, rrx
   83666:	ebb6 0e02 	subs.w	lr, r6, r2
   8366a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8366e:	bf22      	ittt	cs
   83670:	1ab6      	subcs	r6, r6, r2
   83672:	4675      	movcs	r5, lr
   83674:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83678:	ea55 0e06 	orrs.w	lr, r5, r6
   8367c:	d018      	beq.n	836b0 <__aeabi_ddiv+0x114>
   8367e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83682:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83686:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8368a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8368e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   83692:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83696:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8369a:	d1c0      	bne.n	8361e <__aeabi_ddiv+0x82>
   8369c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   836a0:	d10b      	bne.n	836ba <__aeabi_ddiv+0x11e>
   836a2:	ea41 0100 	orr.w	r1, r1, r0
   836a6:	f04f 0000 	mov.w	r0, #0
   836aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   836ae:	e7b6      	b.n	8361e <__aeabi_ddiv+0x82>
   836b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   836b4:	bf04      	itt	eq
   836b6:	4301      	orreq	r1, r0
   836b8:	2000      	moveq	r0, #0
   836ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   836be:	bf88      	it	hi
   836c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   836c4:	f63f aeaf 	bhi.w	83426 <__aeabi_dmul+0xde>
   836c8:	ebb5 0c03 	subs.w	ip, r5, r3
   836cc:	bf04      	itt	eq
   836ce:	ebb6 0c02 	subseq.w	ip, r6, r2
   836d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   836d6:	f150 0000 	adcs.w	r0, r0, #0
   836da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   836de:	bd70      	pop	{r4, r5, r6, pc}
   836e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   836e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   836e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   836ec:	bfc2      	ittt	gt
   836ee:	ebd4 050c 	rsbsgt	r5, r4, ip
   836f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   836f6:	bd70      	popgt	{r4, r5, r6, pc}
   836f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   836fc:	f04f 0e00 	mov.w	lr, #0
   83700:	3c01      	subs	r4, #1
   83702:	e690      	b.n	83426 <__aeabi_dmul+0xde>
   83704:	ea45 0e06 	orr.w	lr, r5, r6
   83708:	e68d      	b.n	83426 <__aeabi_dmul+0xde>
   8370a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8370e:	ea94 0f0c 	teq	r4, ip
   83712:	bf08      	it	eq
   83714:	ea95 0f0c 	teqeq	r5, ip
   83718:	f43f af3b 	beq.w	83592 <__aeabi_dmul+0x24a>
   8371c:	ea94 0f0c 	teq	r4, ip
   83720:	d10a      	bne.n	83738 <__aeabi_ddiv+0x19c>
   83722:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83726:	f47f af34 	bne.w	83592 <__aeabi_dmul+0x24a>
   8372a:	ea95 0f0c 	teq	r5, ip
   8372e:	f47f af25 	bne.w	8357c <__aeabi_dmul+0x234>
   83732:	4610      	mov	r0, r2
   83734:	4619      	mov	r1, r3
   83736:	e72c      	b.n	83592 <__aeabi_dmul+0x24a>
   83738:	ea95 0f0c 	teq	r5, ip
   8373c:	d106      	bne.n	8374c <__aeabi_ddiv+0x1b0>
   8373e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83742:	f43f aefd 	beq.w	83540 <__aeabi_dmul+0x1f8>
   83746:	4610      	mov	r0, r2
   83748:	4619      	mov	r1, r3
   8374a:	e722      	b.n	83592 <__aeabi_dmul+0x24a>
   8374c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83750:	bf18      	it	ne
   83752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83756:	f47f aec5 	bne.w	834e4 <__aeabi_dmul+0x19c>
   8375a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8375e:	f47f af0d 	bne.w	8357c <__aeabi_dmul+0x234>
   83762:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83766:	f47f aeeb 	bne.w	83540 <__aeabi_dmul+0x1f8>
   8376a:	e712      	b.n	83592 <__aeabi_dmul+0x24a>

0008376c <__aeabi_d2uiz>:
   8376c:	004a      	lsls	r2, r1, #1
   8376e:	d211      	bcs.n	83794 <__aeabi_d2uiz+0x28>
   83770:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83774:	d211      	bcs.n	8379a <__aeabi_d2uiz+0x2e>
   83776:	d50d      	bpl.n	83794 <__aeabi_d2uiz+0x28>
   83778:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8377c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83780:	d40e      	bmi.n	837a0 <__aeabi_d2uiz+0x34>
   83782:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83786:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8378a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8378e:	fa23 f002 	lsr.w	r0, r3, r2
   83792:	4770      	bx	lr
   83794:	f04f 0000 	mov.w	r0, #0
   83798:	4770      	bx	lr
   8379a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8379e:	d102      	bne.n	837a6 <__aeabi_d2uiz+0x3a>
   837a0:	f04f 30ff 	mov.w	r0, #4294967295
   837a4:	4770      	bx	lr
   837a6:	f04f 0000 	mov.w	r0, #0
   837aa:	4770      	bx	lr

000837ac <__aeabi_uldivmod>:
   837ac:	b953      	cbnz	r3, 837c4 <__aeabi_uldivmod+0x18>
   837ae:	b94a      	cbnz	r2, 837c4 <__aeabi_uldivmod+0x18>
   837b0:	2900      	cmp	r1, #0
   837b2:	bf08      	it	eq
   837b4:	2800      	cmpeq	r0, #0
   837b6:	bf1c      	itt	ne
   837b8:	f04f 31ff 	movne.w	r1, #4294967295
   837bc:	f04f 30ff 	movne.w	r0, #4294967295
   837c0:	f000 b97a 	b.w	83ab8 <__aeabi_idiv0>
   837c4:	f1ad 0c08 	sub.w	ip, sp, #8
   837c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   837cc:	f000 f806 	bl	837dc <__udivmoddi4>
   837d0:	f8dd e004 	ldr.w	lr, [sp, #4]
   837d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   837d8:	b004      	add	sp, #16
   837da:	4770      	bx	lr

000837dc <__udivmoddi4>:
   837dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   837e0:	468c      	mov	ip, r1
   837e2:	460e      	mov	r6, r1
   837e4:	4604      	mov	r4, r0
   837e6:	9d08      	ldr	r5, [sp, #32]
   837e8:	2b00      	cmp	r3, #0
   837ea:	d150      	bne.n	8388e <__udivmoddi4+0xb2>
   837ec:	428a      	cmp	r2, r1
   837ee:	4617      	mov	r7, r2
   837f0:	d96c      	bls.n	838cc <__udivmoddi4+0xf0>
   837f2:	fab2 fe82 	clz	lr, r2
   837f6:	f1be 0f00 	cmp.w	lr, #0
   837fa:	d00b      	beq.n	83814 <__udivmoddi4+0x38>
   837fc:	f1ce 0c20 	rsb	ip, lr, #32
   83800:	fa01 f60e 	lsl.w	r6, r1, lr
   83804:	fa20 fc0c 	lsr.w	ip, r0, ip
   83808:	fa02 f70e 	lsl.w	r7, r2, lr
   8380c:	ea4c 0c06 	orr.w	ip, ip, r6
   83810:	fa00 f40e 	lsl.w	r4, r0, lr
   83814:	0c3a      	lsrs	r2, r7, #16
   83816:	fbbc f9f2 	udiv	r9, ip, r2
   8381a:	b2bb      	uxth	r3, r7
   8381c:	fb02 cc19 	mls	ip, r2, r9, ip
   83820:	fb09 fa03 	mul.w	sl, r9, r3
   83824:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83828:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   8382c:	45b2      	cmp	sl, r6
   8382e:	d90a      	bls.n	83846 <__udivmoddi4+0x6a>
   83830:	19f6      	adds	r6, r6, r7
   83832:	f109 31ff 	add.w	r1, r9, #4294967295
   83836:	f080 8125 	bcs.w	83a84 <__udivmoddi4+0x2a8>
   8383a:	45b2      	cmp	sl, r6
   8383c:	f240 8122 	bls.w	83a84 <__udivmoddi4+0x2a8>
   83840:	f1a9 0902 	sub.w	r9, r9, #2
   83844:	443e      	add	r6, r7
   83846:	eba6 060a 	sub.w	r6, r6, sl
   8384a:	fbb6 f0f2 	udiv	r0, r6, r2
   8384e:	fb02 6610 	mls	r6, r2, r0, r6
   83852:	fb00 f303 	mul.w	r3, r0, r3
   83856:	b2a4      	uxth	r4, r4
   83858:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8385c:	42a3      	cmp	r3, r4
   8385e:	d909      	bls.n	83874 <__udivmoddi4+0x98>
   83860:	19e4      	adds	r4, r4, r7
   83862:	f100 32ff 	add.w	r2, r0, #4294967295
   83866:	f080 810b 	bcs.w	83a80 <__udivmoddi4+0x2a4>
   8386a:	42a3      	cmp	r3, r4
   8386c:	f240 8108 	bls.w	83a80 <__udivmoddi4+0x2a4>
   83870:	3802      	subs	r0, #2
   83872:	443c      	add	r4, r7
   83874:	2100      	movs	r1, #0
   83876:	1ae4      	subs	r4, r4, r3
   83878:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   8387c:	2d00      	cmp	r5, #0
   8387e:	d062      	beq.n	83946 <__udivmoddi4+0x16a>
   83880:	2300      	movs	r3, #0
   83882:	fa24 f40e 	lsr.w	r4, r4, lr
   83886:	602c      	str	r4, [r5, #0]
   83888:	606b      	str	r3, [r5, #4]
   8388a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8388e:	428b      	cmp	r3, r1
   83890:	d907      	bls.n	838a2 <__udivmoddi4+0xc6>
   83892:	2d00      	cmp	r5, #0
   83894:	d055      	beq.n	83942 <__udivmoddi4+0x166>
   83896:	2100      	movs	r1, #0
   83898:	e885 0041 	stmia.w	r5, {r0, r6}
   8389c:	4608      	mov	r0, r1
   8389e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   838a2:	fab3 f183 	clz	r1, r3
   838a6:	2900      	cmp	r1, #0
   838a8:	f040 808f 	bne.w	839ca <__udivmoddi4+0x1ee>
   838ac:	42b3      	cmp	r3, r6
   838ae:	d302      	bcc.n	838b6 <__udivmoddi4+0xda>
   838b0:	4282      	cmp	r2, r0
   838b2:	f200 80fc 	bhi.w	83aae <__udivmoddi4+0x2d2>
   838b6:	1a84      	subs	r4, r0, r2
   838b8:	eb66 0603 	sbc.w	r6, r6, r3
   838bc:	2001      	movs	r0, #1
   838be:	46b4      	mov	ip, r6
   838c0:	2d00      	cmp	r5, #0
   838c2:	d040      	beq.n	83946 <__udivmoddi4+0x16a>
   838c4:	e885 1010 	stmia.w	r5, {r4, ip}
   838c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   838cc:	b912      	cbnz	r2, 838d4 <__udivmoddi4+0xf8>
   838ce:	2701      	movs	r7, #1
   838d0:	fbb7 f7f2 	udiv	r7, r7, r2
   838d4:	fab7 fe87 	clz	lr, r7
   838d8:	f1be 0f00 	cmp.w	lr, #0
   838dc:	d135      	bne.n	8394a <__udivmoddi4+0x16e>
   838de:	2101      	movs	r1, #1
   838e0:	1bf6      	subs	r6, r6, r7
   838e2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   838e6:	fa1f f887 	uxth.w	r8, r7
   838ea:	fbb6 f2fc 	udiv	r2, r6, ip
   838ee:	fb0c 6612 	mls	r6, ip, r2, r6
   838f2:	fb08 f002 	mul.w	r0, r8, r2
   838f6:	0c23      	lsrs	r3, r4, #16
   838f8:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   838fc:	42b0      	cmp	r0, r6
   838fe:	d907      	bls.n	83910 <__udivmoddi4+0x134>
   83900:	19f6      	adds	r6, r6, r7
   83902:	f102 33ff 	add.w	r3, r2, #4294967295
   83906:	d202      	bcs.n	8390e <__udivmoddi4+0x132>
   83908:	42b0      	cmp	r0, r6
   8390a:	f200 80d2 	bhi.w	83ab2 <__udivmoddi4+0x2d6>
   8390e:	461a      	mov	r2, r3
   83910:	1a36      	subs	r6, r6, r0
   83912:	fbb6 f0fc 	udiv	r0, r6, ip
   83916:	fb0c 6610 	mls	r6, ip, r0, r6
   8391a:	fb08 f800 	mul.w	r8, r8, r0
   8391e:	b2a3      	uxth	r3, r4
   83920:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   83924:	45a0      	cmp	r8, r4
   83926:	d907      	bls.n	83938 <__udivmoddi4+0x15c>
   83928:	19e4      	adds	r4, r4, r7
   8392a:	f100 33ff 	add.w	r3, r0, #4294967295
   8392e:	d202      	bcs.n	83936 <__udivmoddi4+0x15a>
   83930:	45a0      	cmp	r8, r4
   83932:	f200 80b9 	bhi.w	83aa8 <__udivmoddi4+0x2cc>
   83936:	4618      	mov	r0, r3
   83938:	eba4 0408 	sub.w	r4, r4, r8
   8393c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   83940:	e79c      	b.n	8387c <__udivmoddi4+0xa0>
   83942:	4629      	mov	r1, r5
   83944:	4628      	mov	r0, r5
   83946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8394a:	fa07 f70e 	lsl.w	r7, r7, lr
   8394e:	f1ce 0320 	rsb	r3, lr, #32
   83952:	fa26 f203 	lsr.w	r2, r6, r3
   83956:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8395a:	fbb2 f1fc 	udiv	r1, r2, ip
   8395e:	fa1f f887 	uxth.w	r8, r7
   83962:	fb0c 2211 	mls	r2, ip, r1, r2
   83966:	fa06 f60e 	lsl.w	r6, r6, lr
   8396a:	fa20 f303 	lsr.w	r3, r0, r3
   8396e:	fb01 f908 	mul.w	r9, r1, r8
   83972:	4333      	orrs	r3, r6
   83974:	0c1e      	lsrs	r6, r3, #16
   83976:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8397a:	45b1      	cmp	r9, r6
   8397c:	fa00 f40e 	lsl.w	r4, r0, lr
   83980:	d909      	bls.n	83996 <__udivmoddi4+0x1ba>
   83982:	19f6      	adds	r6, r6, r7
   83984:	f101 32ff 	add.w	r2, r1, #4294967295
   83988:	f080 808c 	bcs.w	83aa4 <__udivmoddi4+0x2c8>
   8398c:	45b1      	cmp	r9, r6
   8398e:	f240 8089 	bls.w	83aa4 <__udivmoddi4+0x2c8>
   83992:	3902      	subs	r1, #2
   83994:	443e      	add	r6, r7
   83996:	eba6 0609 	sub.w	r6, r6, r9
   8399a:	fbb6 f0fc 	udiv	r0, r6, ip
   8399e:	fb0c 6210 	mls	r2, ip, r0, r6
   839a2:	fb00 f908 	mul.w	r9, r0, r8
   839a6:	b29e      	uxth	r6, r3
   839a8:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   839ac:	45b1      	cmp	r9, r6
   839ae:	d907      	bls.n	839c0 <__udivmoddi4+0x1e4>
   839b0:	19f6      	adds	r6, r6, r7
   839b2:	f100 33ff 	add.w	r3, r0, #4294967295
   839b6:	d271      	bcs.n	83a9c <__udivmoddi4+0x2c0>
   839b8:	45b1      	cmp	r9, r6
   839ba:	d96f      	bls.n	83a9c <__udivmoddi4+0x2c0>
   839bc:	3802      	subs	r0, #2
   839be:	443e      	add	r6, r7
   839c0:	eba6 0609 	sub.w	r6, r6, r9
   839c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   839c8:	e78f      	b.n	838ea <__udivmoddi4+0x10e>
   839ca:	f1c1 0720 	rsb	r7, r1, #32
   839ce:	fa22 f807 	lsr.w	r8, r2, r7
   839d2:	408b      	lsls	r3, r1
   839d4:	ea48 0303 	orr.w	r3, r8, r3
   839d8:	fa26 f407 	lsr.w	r4, r6, r7
   839dc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   839e0:	fbb4 f9fe 	udiv	r9, r4, lr
   839e4:	fa1f fc83 	uxth.w	ip, r3
   839e8:	fb0e 4419 	mls	r4, lr, r9, r4
   839ec:	408e      	lsls	r6, r1
   839ee:	fa20 f807 	lsr.w	r8, r0, r7
   839f2:	fb09 fa0c 	mul.w	sl, r9, ip
   839f6:	ea48 0806 	orr.w	r8, r8, r6
   839fa:	ea4f 4618 	mov.w	r6, r8, lsr #16
   839fe:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   83a02:	45a2      	cmp	sl, r4
   83a04:	fa02 f201 	lsl.w	r2, r2, r1
   83a08:	fa00 f601 	lsl.w	r6, r0, r1
   83a0c:	d908      	bls.n	83a20 <__udivmoddi4+0x244>
   83a0e:	18e4      	adds	r4, r4, r3
   83a10:	f109 30ff 	add.w	r0, r9, #4294967295
   83a14:	d244      	bcs.n	83aa0 <__udivmoddi4+0x2c4>
   83a16:	45a2      	cmp	sl, r4
   83a18:	d942      	bls.n	83aa0 <__udivmoddi4+0x2c4>
   83a1a:	f1a9 0902 	sub.w	r9, r9, #2
   83a1e:	441c      	add	r4, r3
   83a20:	eba4 040a 	sub.w	r4, r4, sl
   83a24:	fbb4 f0fe 	udiv	r0, r4, lr
   83a28:	fb0e 4410 	mls	r4, lr, r0, r4
   83a2c:	fb00 fc0c 	mul.w	ip, r0, ip
   83a30:	fa1f f888 	uxth.w	r8, r8
   83a34:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   83a38:	45a4      	cmp	ip, r4
   83a3a:	d907      	bls.n	83a4c <__udivmoddi4+0x270>
   83a3c:	18e4      	adds	r4, r4, r3
   83a3e:	f100 3eff 	add.w	lr, r0, #4294967295
   83a42:	d229      	bcs.n	83a98 <__udivmoddi4+0x2bc>
   83a44:	45a4      	cmp	ip, r4
   83a46:	d927      	bls.n	83a98 <__udivmoddi4+0x2bc>
   83a48:	3802      	subs	r0, #2
   83a4a:	441c      	add	r4, r3
   83a4c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   83a50:	fba0 8902 	umull	r8, r9, r0, r2
   83a54:	eba4 0c0c 	sub.w	ip, r4, ip
   83a58:	45cc      	cmp	ip, r9
   83a5a:	46c2      	mov	sl, r8
   83a5c:	46ce      	mov	lr, r9
   83a5e:	d315      	bcc.n	83a8c <__udivmoddi4+0x2b0>
   83a60:	d012      	beq.n	83a88 <__udivmoddi4+0x2ac>
   83a62:	b155      	cbz	r5, 83a7a <__udivmoddi4+0x29e>
   83a64:	ebb6 030a 	subs.w	r3, r6, sl
   83a68:	eb6c 060e 	sbc.w	r6, ip, lr
   83a6c:	fa06 f707 	lsl.w	r7, r6, r7
   83a70:	40cb      	lsrs	r3, r1
   83a72:	431f      	orrs	r7, r3
   83a74:	40ce      	lsrs	r6, r1
   83a76:	602f      	str	r7, [r5, #0]
   83a78:	606e      	str	r6, [r5, #4]
   83a7a:	2100      	movs	r1, #0
   83a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83a80:	4610      	mov	r0, r2
   83a82:	e6f7      	b.n	83874 <__udivmoddi4+0x98>
   83a84:	4689      	mov	r9, r1
   83a86:	e6de      	b.n	83846 <__udivmoddi4+0x6a>
   83a88:	4546      	cmp	r6, r8
   83a8a:	d2ea      	bcs.n	83a62 <__udivmoddi4+0x286>
   83a8c:	ebb8 0a02 	subs.w	sl, r8, r2
   83a90:	eb69 0e03 	sbc.w	lr, r9, r3
   83a94:	3801      	subs	r0, #1
   83a96:	e7e4      	b.n	83a62 <__udivmoddi4+0x286>
   83a98:	4670      	mov	r0, lr
   83a9a:	e7d7      	b.n	83a4c <__udivmoddi4+0x270>
   83a9c:	4618      	mov	r0, r3
   83a9e:	e78f      	b.n	839c0 <__udivmoddi4+0x1e4>
   83aa0:	4681      	mov	r9, r0
   83aa2:	e7bd      	b.n	83a20 <__udivmoddi4+0x244>
   83aa4:	4611      	mov	r1, r2
   83aa6:	e776      	b.n	83996 <__udivmoddi4+0x1ba>
   83aa8:	3802      	subs	r0, #2
   83aaa:	443c      	add	r4, r7
   83aac:	e744      	b.n	83938 <__udivmoddi4+0x15c>
   83aae:	4608      	mov	r0, r1
   83ab0:	e706      	b.n	838c0 <__udivmoddi4+0xe4>
   83ab2:	3a02      	subs	r2, #2
   83ab4:	443e      	add	r6, r7
   83ab6:	e72b      	b.n	83910 <__udivmoddi4+0x134>

00083ab8 <__aeabi_idiv0>:
   83ab8:	4770      	bx	lr
   83aba:	bf00      	nop

00083abc <__libc_init_array>:
   83abc:	b570      	push	{r4, r5, r6, lr}
   83abe:	4e0f      	ldr	r6, [pc, #60]	; (83afc <__libc_init_array+0x40>)
   83ac0:	4d0f      	ldr	r5, [pc, #60]	; (83b00 <__libc_init_array+0x44>)
   83ac2:	1b76      	subs	r6, r6, r5
   83ac4:	10b6      	asrs	r6, r6, #2
   83ac6:	bf18      	it	ne
   83ac8:	2400      	movne	r4, #0
   83aca:	d005      	beq.n	83ad8 <__libc_init_array+0x1c>
   83acc:	3401      	adds	r4, #1
   83ace:	f855 3b04 	ldr.w	r3, [r5], #4
   83ad2:	4798      	blx	r3
   83ad4:	42a6      	cmp	r6, r4
   83ad6:	d1f9      	bne.n	83acc <__libc_init_array+0x10>
   83ad8:	4e0a      	ldr	r6, [pc, #40]	; (83b04 <__libc_init_array+0x48>)
   83ada:	4d0b      	ldr	r5, [pc, #44]	; (83b08 <__libc_init_array+0x4c>)
   83adc:	f000 fd32 	bl	84544 <_init>
   83ae0:	1b76      	subs	r6, r6, r5
   83ae2:	10b6      	asrs	r6, r6, #2
   83ae4:	bf18      	it	ne
   83ae6:	2400      	movne	r4, #0
   83ae8:	d006      	beq.n	83af8 <__libc_init_array+0x3c>
   83aea:	3401      	adds	r4, #1
   83aec:	f855 3b04 	ldr.w	r3, [r5], #4
   83af0:	4798      	blx	r3
   83af2:	42a6      	cmp	r6, r4
   83af4:	d1f9      	bne.n	83aea <__libc_init_array+0x2e>
   83af6:	bd70      	pop	{r4, r5, r6, pc}
   83af8:	bd70      	pop	{r4, r5, r6, pc}
   83afa:	bf00      	nop
   83afc:	00084550 	.word	0x00084550
   83b00:	00084550 	.word	0x00084550
   83b04:	00084558 	.word	0x00084558
   83b08:	00084550 	.word	0x00084550

00083b0c <malloc>:
   83b0c:	4b02      	ldr	r3, [pc, #8]	; (83b18 <malloc+0xc>)
   83b0e:	4601      	mov	r1, r0
   83b10:	6818      	ldr	r0, [r3, #0]
   83b12:	f000 b803 	b.w	83b1c <_malloc_r>
   83b16:	bf00      	nop
   83b18:	20070130 	.word	0x20070130

00083b1c <_malloc_r>:
   83b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83b20:	f101 060b 	add.w	r6, r1, #11
   83b24:	2e16      	cmp	r6, #22
   83b26:	b083      	sub	sp, #12
   83b28:	4605      	mov	r5, r0
   83b2a:	f240 809e 	bls.w	83c6a <_malloc_r+0x14e>
   83b2e:	f036 0607 	bics.w	r6, r6, #7
   83b32:	f100 80bd 	bmi.w	83cb0 <_malloc_r+0x194>
   83b36:	42b1      	cmp	r1, r6
   83b38:	f200 80ba 	bhi.w	83cb0 <_malloc_r+0x194>
   83b3c:	f000 fa90 	bl	84060 <__malloc_lock>
   83b40:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   83b44:	f0c0 8285 	bcc.w	84052 <_malloc_r+0x536>
   83b48:	0a73      	lsrs	r3, r6, #9
   83b4a:	f000 80b8 	beq.w	83cbe <_malloc_r+0x1a2>
   83b4e:	2b04      	cmp	r3, #4
   83b50:	f200 816c 	bhi.w	83e2c <_malloc_r+0x310>
   83b54:	09b3      	lsrs	r3, r6, #6
   83b56:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83b5a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83b5e:	00c1      	lsls	r1, r0, #3
   83b60:	4fb8      	ldr	r7, [pc, #736]	; (83e44 <_malloc_r+0x328>)
   83b62:	4439      	add	r1, r7
   83b64:	684c      	ldr	r4, [r1, #4]
   83b66:	3908      	subs	r1, #8
   83b68:	42a1      	cmp	r1, r4
   83b6a:	d106      	bne.n	83b7a <_malloc_r+0x5e>
   83b6c:	e00c      	b.n	83b88 <_malloc_r+0x6c>
   83b6e:	2a00      	cmp	r2, #0
   83b70:	f280 80ab 	bge.w	83cca <_malloc_r+0x1ae>
   83b74:	68e4      	ldr	r4, [r4, #12]
   83b76:	42a1      	cmp	r1, r4
   83b78:	d006      	beq.n	83b88 <_malloc_r+0x6c>
   83b7a:	6863      	ldr	r3, [r4, #4]
   83b7c:	f023 0303 	bic.w	r3, r3, #3
   83b80:	1b9a      	subs	r2, r3, r6
   83b82:	2a0f      	cmp	r2, #15
   83b84:	ddf3      	ble.n	83b6e <_malloc_r+0x52>
   83b86:	4670      	mov	r0, lr
   83b88:	693c      	ldr	r4, [r7, #16]
   83b8a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83e58 <_malloc_r+0x33c>
   83b8e:	4574      	cmp	r4, lr
   83b90:	f000 819e 	beq.w	83ed0 <_malloc_r+0x3b4>
   83b94:	6863      	ldr	r3, [r4, #4]
   83b96:	f023 0303 	bic.w	r3, r3, #3
   83b9a:	1b9a      	subs	r2, r3, r6
   83b9c:	2a0f      	cmp	r2, #15
   83b9e:	f300 8183 	bgt.w	83ea8 <_malloc_r+0x38c>
   83ba2:	2a00      	cmp	r2, #0
   83ba4:	f8c7 e014 	str.w	lr, [r7, #20]
   83ba8:	f8c7 e010 	str.w	lr, [r7, #16]
   83bac:	f280 8091 	bge.w	83cd2 <_malloc_r+0x1b6>
   83bb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83bb4:	f080 8154 	bcs.w	83e60 <_malloc_r+0x344>
   83bb8:	2201      	movs	r2, #1
   83bba:	08db      	lsrs	r3, r3, #3
   83bbc:	6879      	ldr	r1, [r7, #4]
   83bbe:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83bc2:	4413      	add	r3, r2
   83bc4:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83bc8:	fa02 f20c 	lsl.w	r2, r2, ip
   83bcc:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83bd0:	430a      	orrs	r2, r1
   83bd2:	f1ac 0108 	sub.w	r1, ip, #8
   83bd6:	60e1      	str	r1, [r4, #12]
   83bd8:	f8c4 8008 	str.w	r8, [r4, #8]
   83bdc:	607a      	str	r2, [r7, #4]
   83bde:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83be2:	f8c8 400c 	str.w	r4, [r8, #12]
   83be6:	2401      	movs	r4, #1
   83be8:	1083      	asrs	r3, r0, #2
   83bea:	409c      	lsls	r4, r3
   83bec:	4294      	cmp	r4, r2
   83bee:	d87d      	bhi.n	83cec <_malloc_r+0x1d0>
   83bf0:	4214      	tst	r4, r2
   83bf2:	d106      	bne.n	83c02 <_malloc_r+0xe6>
   83bf4:	f020 0003 	bic.w	r0, r0, #3
   83bf8:	0064      	lsls	r4, r4, #1
   83bfa:	4214      	tst	r4, r2
   83bfc:	f100 0004 	add.w	r0, r0, #4
   83c00:	d0fa      	beq.n	83bf8 <_malloc_r+0xdc>
   83c02:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83c06:	46cc      	mov	ip, r9
   83c08:	4680      	mov	r8, r0
   83c0a:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83c0e:	459c      	cmp	ip, r3
   83c10:	d107      	bne.n	83c22 <_malloc_r+0x106>
   83c12:	e15f      	b.n	83ed4 <_malloc_r+0x3b8>
   83c14:	2a00      	cmp	r2, #0
   83c16:	f280 816d 	bge.w	83ef4 <_malloc_r+0x3d8>
   83c1a:	68db      	ldr	r3, [r3, #12]
   83c1c:	459c      	cmp	ip, r3
   83c1e:	f000 8159 	beq.w	83ed4 <_malloc_r+0x3b8>
   83c22:	6859      	ldr	r1, [r3, #4]
   83c24:	f021 0103 	bic.w	r1, r1, #3
   83c28:	1b8a      	subs	r2, r1, r6
   83c2a:	2a0f      	cmp	r2, #15
   83c2c:	ddf2      	ble.n	83c14 <_malloc_r+0xf8>
   83c2e:	68dc      	ldr	r4, [r3, #12]
   83c30:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83c34:	f046 0801 	orr.w	r8, r6, #1
   83c38:	4628      	mov	r0, r5
   83c3a:	441e      	add	r6, r3
   83c3c:	f042 0501 	orr.w	r5, r2, #1
   83c40:	f8c3 8004 	str.w	r8, [r3, #4]
   83c44:	f8cc 400c 	str.w	r4, [ip, #12]
   83c48:	f8c4 c008 	str.w	ip, [r4, #8]
   83c4c:	617e      	str	r6, [r7, #20]
   83c4e:	613e      	str	r6, [r7, #16]
   83c50:	f8c6 e00c 	str.w	lr, [r6, #12]
   83c54:	f8c6 e008 	str.w	lr, [r6, #8]
   83c58:	6075      	str	r5, [r6, #4]
   83c5a:	505a      	str	r2, [r3, r1]
   83c5c:	9300      	str	r3, [sp, #0]
   83c5e:	f000 fa01 	bl	84064 <__malloc_unlock>
   83c62:	9b00      	ldr	r3, [sp, #0]
   83c64:	f103 0408 	add.w	r4, r3, #8
   83c68:	e01e      	b.n	83ca8 <_malloc_r+0x18c>
   83c6a:	2910      	cmp	r1, #16
   83c6c:	d820      	bhi.n	83cb0 <_malloc_r+0x194>
   83c6e:	f000 f9f7 	bl	84060 <__malloc_lock>
   83c72:	2610      	movs	r6, #16
   83c74:	2318      	movs	r3, #24
   83c76:	2002      	movs	r0, #2
   83c78:	4f72      	ldr	r7, [pc, #456]	; (83e44 <_malloc_r+0x328>)
   83c7a:	443b      	add	r3, r7
   83c7c:	685c      	ldr	r4, [r3, #4]
   83c7e:	f1a3 0208 	sub.w	r2, r3, #8
   83c82:	4294      	cmp	r4, r2
   83c84:	f000 812f 	beq.w	83ee6 <_malloc_r+0x3ca>
   83c88:	6863      	ldr	r3, [r4, #4]
   83c8a:	68e1      	ldr	r1, [r4, #12]
   83c8c:	f023 0303 	bic.w	r3, r3, #3
   83c90:	4423      	add	r3, r4
   83c92:	685a      	ldr	r2, [r3, #4]
   83c94:	68a6      	ldr	r6, [r4, #8]
   83c96:	f042 0201 	orr.w	r2, r2, #1
   83c9a:	60f1      	str	r1, [r6, #12]
   83c9c:	4628      	mov	r0, r5
   83c9e:	608e      	str	r6, [r1, #8]
   83ca0:	605a      	str	r2, [r3, #4]
   83ca2:	f000 f9df 	bl	84064 <__malloc_unlock>
   83ca6:	3408      	adds	r4, #8
   83ca8:	4620      	mov	r0, r4
   83caa:	b003      	add	sp, #12
   83cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cb0:	2400      	movs	r4, #0
   83cb2:	230c      	movs	r3, #12
   83cb4:	4620      	mov	r0, r4
   83cb6:	602b      	str	r3, [r5, #0]
   83cb8:	b003      	add	sp, #12
   83cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cbe:	2040      	movs	r0, #64	; 0x40
   83cc0:	f44f 7100 	mov.w	r1, #512	; 0x200
   83cc4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83cc8:	e74a      	b.n	83b60 <_malloc_r+0x44>
   83cca:	4423      	add	r3, r4
   83ccc:	685a      	ldr	r2, [r3, #4]
   83cce:	68e1      	ldr	r1, [r4, #12]
   83cd0:	e7e0      	b.n	83c94 <_malloc_r+0x178>
   83cd2:	4423      	add	r3, r4
   83cd4:	685a      	ldr	r2, [r3, #4]
   83cd6:	4628      	mov	r0, r5
   83cd8:	f042 0201 	orr.w	r2, r2, #1
   83cdc:	605a      	str	r2, [r3, #4]
   83cde:	3408      	adds	r4, #8
   83ce0:	f000 f9c0 	bl	84064 <__malloc_unlock>
   83ce4:	4620      	mov	r0, r4
   83ce6:	b003      	add	sp, #12
   83ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cec:	68bc      	ldr	r4, [r7, #8]
   83cee:	6863      	ldr	r3, [r4, #4]
   83cf0:	f023 0803 	bic.w	r8, r3, #3
   83cf4:	45b0      	cmp	r8, r6
   83cf6:	d304      	bcc.n	83d02 <_malloc_r+0x1e6>
   83cf8:	eba8 0306 	sub.w	r3, r8, r6
   83cfc:	2b0f      	cmp	r3, #15
   83cfe:	f300 8085 	bgt.w	83e0c <_malloc_r+0x2f0>
   83d02:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83e5c <_malloc_r+0x340>
   83d06:	4b50      	ldr	r3, [pc, #320]	; (83e48 <_malloc_r+0x32c>)
   83d08:	f8d9 2000 	ldr.w	r2, [r9]
   83d0c:	681b      	ldr	r3, [r3, #0]
   83d0e:	3201      	adds	r2, #1
   83d10:	4433      	add	r3, r6
   83d12:	eb04 0a08 	add.w	sl, r4, r8
   83d16:	f000 8154 	beq.w	83fc2 <_malloc_r+0x4a6>
   83d1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83d1e:	330f      	adds	r3, #15
   83d20:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83d24:	f02b 0b0f 	bic.w	fp, fp, #15
   83d28:	4659      	mov	r1, fp
   83d2a:	4628      	mov	r0, r5
   83d2c:	f000 f99c 	bl	84068 <_sbrk_r>
   83d30:	1c41      	adds	r1, r0, #1
   83d32:	4602      	mov	r2, r0
   83d34:	f000 80fb 	beq.w	83f2e <_malloc_r+0x412>
   83d38:	4582      	cmp	sl, r0
   83d3a:	f200 80f6 	bhi.w	83f2a <_malloc_r+0x40e>
   83d3e:	4b43      	ldr	r3, [pc, #268]	; (83e4c <_malloc_r+0x330>)
   83d40:	6819      	ldr	r1, [r3, #0]
   83d42:	4459      	add	r1, fp
   83d44:	6019      	str	r1, [r3, #0]
   83d46:	f000 814c 	beq.w	83fe2 <_malloc_r+0x4c6>
   83d4a:	f8d9 0000 	ldr.w	r0, [r9]
   83d4e:	3001      	adds	r0, #1
   83d50:	bf1b      	ittet	ne
   83d52:	eba2 0a0a 	subne.w	sl, r2, sl
   83d56:	4451      	addne	r1, sl
   83d58:	f8c9 2000 	streq.w	r2, [r9]
   83d5c:	6019      	strne	r1, [r3, #0]
   83d5e:	f012 0107 	ands.w	r1, r2, #7
   83d62:	f000 8114 	beq.w	83f8e <_malloc_r+0x472>
   83d66:	f1c1 0008 	rsb	r0, r1, #8
   83d6a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83d6e:	4402      	add	r2, r0
   83d70:	3108      	adds	r1, #8
   83d72:	eb02 090b 	add.w	r9, r2, fp
   83d76:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83d7a:	eba1 0909 	sub.w	r9, r1, r9
   83d7e:	4649      	mov	r1, r9
   83d80:	4628      	mov	r0, r5
   83d82:	9301      	str	r3, [sp, #4]
   83d84:	9200      	str	r2, [sp, #0]
   83d86:	f000 f96f 	bl	84068 <_sbrk_r>
   83d8a:	1c43      	adds	r3, r0, #1
   83d8c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83d90:	f000 8142 	beq.w	84018 <_malloc_r+0x4fc>
   83d94:	1a80      	subs	r0, r0, r2
   83d96:	4448      	add	r0, r9
   83d98:	f040 0001 	orr.w	r0, r0, #1
   83d9c:	6819      	ldr	r1, [r3, #0]
   83d9e:	42bc      	cmp	r4, r7
   83da0:	4449      	add	r1, r9
   83da2:	60ba      	str	r2, [r7, #8]
   83da4:	6019      	str	r1, [r3, #0]
   83da6:	6050      	str	r0, [r2, #4]
   83da8:	d017      	beq.n	83dda <_malloc_r+0x2be>
   83daa:	f1b8 0f0f 	cmp.w	r8, #15
   83dae:	f240 80fa 	bls.w	83fa6 <_malloc_r+0x48a>
   83db2:	f04f 0c05 	mov.w	ip, #5
   83db6:	6862      	ldr	r2, [r4, #4]
   83db8:	f1a8 000c 	sub.w	r0, r8, #12
   83dbc:	f020 0007 	bic.w	r0, r0, #7
   83dc0:	f002 0201 	and.w	r2, r2, #1
   83dc4:	eb04 0e00 	add.w	lr, r4, r0
   83dc8:	4302      	orrs	r2, r0
   83dca:	280f      	cmp	r0, #15
   83dcc:	6062      	str	r2, [r4, #4]
   83dce:	f8ce c004 	str.w	ip, [lr, #4]
   83dd2:	f8ce c008 	str.w	ip, [lr, #8]
   83dd6:	f200 8116 	bhi.w	84006 <_malloc_r+0x4ea>
   83dda:	4b1d      	ldr	r3, [pc, #116]	; (83e50 <_malloc_r+0x334>)
   83ddc:	68bc      	ldr	r4, [r7, #8]
   83dde:	681a      	ldr	r2, [r3, #0]
   83de0:	4291      	cmp	r1, r2
   83de2:	bf88      	it	hi
   83de4:	6019      	strhi	r1, [r3, #0]
   83de6:	4b1b      	ldr	r3, [pc, #108]	; (83e54 <_malloc_r+0x338>)
   83de8:	681a      	ldr	r2, [r3, #0]
   83dea:	4291      	cmp	r1, r2
   83dec:	6862      	ldr	r2, [r4, #4]
   83dee:	bf88      	it	hi
   83df0:	6019      	strhi	r1, [r3, #0]
   83df2:	f022 0203 	bic.w	r2, r2, #3
   83df6:	4296      	cmp	r6, r2
   83df8:	eba2 0306 	sub.w	r3, r2, r6
   83dfc:	d801      	bhi.n	83e02 <_malloc_r+0x2e6>
   83dfe:	2b0f      	cmp	r3, #15
   83e00:	dc04      	bgt.n	83e0c <_malloc_r+0x2f0>
   83e02:	4628      	mov	r0, r5
   83e04:	f000 f92e 	bl	84064 <__malloc_unlock>
   83e08:	2400      	movs	r4, #0
   83e0a:	e74d      	b.n	83ca8 <_malloc_r+0x18c>
   83e0c:	f046 0201 	orr.w	r2, r6, #1
   83e10:	f043 0301 	orr.w	r3, r3, #1
   83e14:	4426      	add	r6, r4
   83e16:	6062      	str	r2, [r4, #4]
   83e18:	4628      	mov	r0, r5
   83e1a:	60be      	str	r6, [r7, #8]
   83e1c:	3408      	adds	r4, #8
   83e1e:	6073      	str	r3, [r6, #4]
   83e20:	f000 f920 	bl	84064 <__malloc_unlock>
   83e24:	4620      	mov	r0, r4
   83e26:	b003      	add	sp, #12
   83e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e2c:	2b14      	cmp	r3, #20
   83e2e:	d970      	bls.n	83f12 <_malloc_r+0x3f6>
   83e30:	2b54      	cmp	r3, #84	; 0x54
   83e32:	f200 80a2 	bhi.w	83f7a <_malloc_r+0x45e>
   83e36:	0b33      	lsrs	r3, r6, #12
   83e38:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83e3c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83e40:	00c1      	lsls	r1, r0, #3
   83e42:	e68d      	b.n	83b60 <_malloc_r+0x44>
   83e44:	20070560 	.word	0x20070560
   83e48:	200709c0 	.word	0x200709c0
   83e4c:	20070990 	.word	0x20070990
   83e50:	200709b8 	.word	0x200709b8
   83e54:	200709bc 	.word	0x200709bc
   83e58:	20070568 	.word	0x20070568
   83e5c:	20070968 	.word	0x20070968
   83e60:	0a5a      	lsrs	r2, r3, #9
   83e62:	2a04      	cmp	r2, #4
   83e64:	d95b      	bls.n	83f1e <_malloc_r+0x402>
   83e66:	2a14      	cmp	r2, #20
   83e68:	f200 80ae 	bhi.w	83fc8 <_malloc_r+0x4ac>
   83e6c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83e70:	00c9      	lsls	r1, r1, #3
   83e72:	325b      	adds	r2, #91	; 0x5b
   83e74:	eb07 0c01 	add.w	ip, r7, r1
   83e78:	5879      	ldr	r1, [r7, r1]
   83e7a:	f1ac 0c08 	sub.w	ip, ip, #8
   83e7e:	458c      	cmp	ip, r1
   83e80:	f000 8088 	beq.w	83f94 <_malloc_r+0x478>
   83e84:	684a      	ldr	r2, [r1, #4]
   83e86:	f022 0203 	bic.w	r2, r2, #3
   83e8a:	4293      	cmp	r3, r2
   83e8c:	d273      	bcs.n	83f76 <_malloc_r+0x45a>
   83e8e:	6889      	ldr	r1, [r1, #8]
   83e90:	458c      	cmp	ip, r1
   83e92:	d1f7      	bne.n	83e84 <_malloc_r+0x368>
   83e94:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83e98:	687a      	ldr	r2, [r7, #4]
   83e9a:	60e3      	str	r3, [r4, #12]
   83e9c:	f8c4 c008 	str.w	ip, [r4, #8]
   83ea0:	609c      	str	r4, [r3, #8]
   83ea2:	f8cc 400c 	str.w	r4, [ip, #12]
   83ea6:	e69e      	b.n	83be6 <_malloc_r+0xca>
   83ea8:	f046 0c01 	orr.w	ip, r6, #1
   83eac:	f042 0101 	orr.w	r1, r2, #1
   83eb0:	4426      	add	r6, r4
   83eb2:	f8c4 c004 	str.w	ip, [r4, #4]
   83eb6:	4628      	mov	r0, r5
   83eb8:	617e      	str	r6, [r7, #20]
   83eba:	613e      	str	r6, [r7, #16]
   83ebc:	f8c6 e00c 	str.w	lr, [r6, #12]
   83ec0:	f8c6 e008 	str.w	lr, [r6, #8]
   83ec4:	6071      	str	r1, [r6, #4]
   83ec6:	50e2      	str	r2, [r4, r3]
   83ec8:	f000 f8cc 	bl	84064 <__malloc_unlock>
   83ecc:	3408      	adds	r4, #8
   83ece:	e6eb      	b.n	83ca8 <_malloc_r+0x18c>
   83ed0:	687a      	ldr	r2, [r7, #4]
   83ed2:	e688      	b.n	83be6 <_malloc_r+0xca>
   83ed4:	f108 0801 	add.w	r8, r8, #1
   83ed8:	f018 0f03 	tst.w	r8, #3
   83edc:	f10c 0c08 	add.w	ip, ip, #8
   83ee0:	f47f ae93 	bne.w	83c0a <_malloc_r+0xee>
   83ee4:	e02d      	b.n	83f42 <_malloc_r+0x426>
   83ee6:	68dc      	ldr	r4, [r3, #12]
   83ee8:	42a3      	cmp	r3, r4
   83eea:	bf08      	it	eq
   83eec:	3002      	addeq	r0, #2
   83eee:	f43f ae4b 	beq.w	83b88 <_malloc_r+0x6c>
   83ef2:	e6c9      	b.n	83c88 <_malloc_r+0x16c>
   83ef4:	461c      	mov	r4, r3
   83ef6:	4419      	add	r1, r3
   83ef8:	684a      	ldr	r2, [r1, #4]
   83efa:	68db      	ldr	r3, [r3, #12]
   83efc:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83f00:	f042 0201 	orr.w	r2, r2, #1
   83f04:	604a      	str	r2, [r1, #4]
   83f06:	4628      	mov	r0, r5
   83f08:	60f3      	str	r3, [r6, #12]
   83f0a:	609e      	str	r6, [r3, #8]
   83f0c:	f000 f8aa 	bl	84064 <__malloc_unlock>
   83f10:	e6ca      	b.n	83ca8 <_malloc_r+0x18c>
   83f12:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83f16:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83f1a:	00c1      	lsls	r1, r0, #3
   83f1c:	e620      	b.n	83b60 <_malloc_r+0x44>
   83f1e:	099a      	lsrs	r2, r3, #6
   83f20:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83f24:	00c9      	lsls	r1, r1, #3
   83f26:	3238      	adds	r2, #56	; 0x38
   83f28:	e7a4      	b.n	83e74 <_malloc_r+0x358>
   83f2a:	42bc      	cmp	r4, r7
   83f2c:	d054      	beq.n	83fd8 <_malloc_r+0x4bc>
   83f2e:	68bc      	ldr	r4, [r7, #8]
   83f30:	6862      	ldr	r2, [r4, #4]
   83f32:	f022 0203 	bic.w	r2, r2, #3
   83f36:	e75e      	b.n	83df6 <_malloc_r+0x2da>
   83f38:	f859 3908 	ldr.w	r3, [r9], #-8
   83f3c:	4599      	cmp	r9, r3
   83f3e:	f040 8086 	bne.w	8404e <_malloc_r+0x532>
   83f42:	f010 0f03 	tst.w	r0, #3
   83f46:	f100 30ff 	add.w	r0, r0, #4294967295
   83f4a:	d1f5      	bne.n	83f38 <_malloc_r+0x41c>
   83f4c:	687b      	ldr	r3, [r7, #4]
   83f4e:	ea23 0304 	bic.w	r3, r3, r4
   83f52:	607b      	str	r3, [r7, #4]
   83f54:	0064      	lsls	r4, r4, #1
   83f56:	429c      	cmp	r4, r3
   83f58:	f63f aec8 	bhi.w	83cec <_malloc_r+0x1d0>
   83f5c:	2c00      	cmp	r4, #0
   83f5e:	f43f aec5 	beq.w	83cec <_malloc_r+0x1d0>
   83f62:	421c      	tst	r4, r3
   83f64:	4640      	mov	r0, r8
   83f66:	f47f ae4c 	bne.w	83c02 <_malloc_r+0xe6>
   83f6a:	0064      	lsls	r4, r4, #1
   83f6c:	421c      	tst	r4, r3
   83f6e:	f100 0004 	add.w	r0, r0, #4
   83f72:	d0fa      	beq.n	83f6a <_malloc_r+0x44e>
   83f74:	e645      	b.n	83c02 <_malloc_r+0xe6>
   83f76:	468c      	mov	ip, r1
   83f78:	e78c      	b.n	83e94 <_malloc_r+0x378>
   83f7a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83f7e:	d815      	bhi.n	83fac <_malloc_r+0x490>
   83f80:	0bf3      	lsrs	r3, r6, #15
   83f82:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83f86:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83f8a:	00c1      	lsls	r1, r0, #3
   83f8c:	e5e8      	b.n	83b60 <_malloc_r+0x44>
   83f8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83f92:	e6ee      	b.n	83d72 <_malloc_r+0x256>
   83f94:	2101      	movs	r1, #1
   83f96:	687b      	ldr	r3, [r7, #4]
   83f98:	1092      	asrs	r2, r2, #2
   83f9a:	fa01 f202 	lsl.w	r2, r1, r2
   83f9e:	431a      	orrs	r2, r3
   83fa0:	607a      	str	r2, [r7, #4]
   83fa2:	4663      	mov	r3, ip
   83fa4:	e779      	b.n	83e9a <_malloc_r+0x37e>
   83fa6:	2301      	movs	r3, #1
   83fa8:	6053      	str	r3, [r2, #4]
   83faa:	e72a      	b.n	83e02 <_malloc_r+0x2e6>
   83fac:	f240 5254 	movw	r2, #1364	; 0x554
   83fb0:	4293      	cmp	r3, r2
   83fb2:	d822      	bhi.n	83ffa <_malloc_r+0x4de>
   83fb4:	0cb3      	lsrs	r3, r6, #18
   83fb6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83fba:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83fbe:	00c1      	lsls	r1, r0, #3
   83fc0:	e5ce      	b.n	83b60 <_malloc_r+0x44>
   83fc2:	f103 0b10 	add.w	fp, r3, #16
   83fc6:	e6af      	b.n	83d28 <_malloc_r+0x20c>
   83fc8:	2a54      	cmp	r2, #84	; 0x54
   83fca:	d829      	bhi.n	84020 <_malloc_r+0x504>
   83fcc:	0b1a      	lsrs	r2, r3, #12
   83fce:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83fd2:	00c9      	lsls	r1, r1, #3
   83fd4:	326e      	adds	r2, #110	; 0x6e
   83fd6:	e74d      	b.n	83e74 <_malloc_r+0x358>
   83fd8:	4b20      	ldr	r3, [pc, #128]	; (8405c <_malloc_r+0x540>)
   83fda:	6819      	ldr	r1, [r3, #0]
   83fdc:	4459      	add	r1, fp
   83fde:	6019      	str	r1, [r3, #0]
   83fe0:	e6b3      	b.n	83d4a <_malloc_r+0x22e>
   83fe2:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83fe6:	2800      	cmp	r0, #0
   83fe8:	f47f aeaf 	bne.w	83d4a <_malloc_r+0x22e>
   83fec:	eb08 030b 	add.w	r3, r8, fp
   83ff0:	68ba      	ldr	r2, [r7, #8]
   83ff2:	f043 0301 	orr.w	r3, r3, #1
   83ff6:	6053      	str	r3, [r2, #4]
   83ff8:	e6ef      	b.n	83dda <_malloc_r+0x2be>
   83ffa:	207f      	movs	r0, #127	; 0x7f
   83ffc:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   84000:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   84004:	e5ac      	b.n	83b60 <_malloc_r+0x44>
   84006:	f104 0108 	add.w	r1, r4, #8
   8400a:	4628      	mov	r0, r5
   8400c:	9300      	str	r3, [sp, #0]
   8400e:	f000 f8b7 	bl	84180 <_free_r>
   84012:	9b00      	ldr	r3, [sp, #0]
   84014:	6819      	ldr	r1, [r3, #0]
   84016:	e6e0      	b.n	83dda <_malloc_r+0x2be>
   84018:	2001      	movs	r0, #1
   8401a:	f04f 0900 	mov.w	r9, #0
   8401e:	e6bd      	b.n	83d9c <_malloc_r+0x280>
   84020:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84024:	d805      	bhi.n	84032 <_malloc_r+0x516>
   84026:	0bda      	lsrs	r2, r3, #15
   84028:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8402c:	00c9      	lsls	r1, r1, #3
   8402e:	3277      	adds	r2, #119	; 0x77
   84030:	e720      	b.n	83e74 <_malloc_r+0x358>
   84032:	f240 5154 	movw	r1, #1364	; 0x554
   84036:	428a      	cmp	r2, r1
   84038:	d805      	bhi.n	84046 <_malloc_r+0x52a>
   8403a:	0c9a      	lsrs	r2, r3, #18
   8403c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   84040:	00c9      	lsls	r1, r1, #3
   84042:	327c      	adds	r2, #124	; 0x7c
   84044:	e716      	b.n	83e74 <_malloc_r+0x358>
   84046:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8404a:	227e      	movs	r2, #126	; 0x7e
   8404c:	e712      	b.n	83e74 <_malloc_r+0x358>
   8404e:	687b      	ldr	r3, [r7, #4]
   84050:	e780      	b.n	83f54 <_malloc_r+0x438>
   84052:	08f0      	lsrs	r0, r6, #3
   84054:	f106 0308 	add.w	r3, r6, #8
   84058:	e60e      	b.n	83c78 <_malloc_r+0x15c>
   8405a:	bf00      	nop
   8405c:	20070990 	.word	0x20070990

00084060 <__malloc_lock>:
   84060:	4770      	bx	lr
   84062:	bf00      	nop

00084064 <__malloc_unlock>:
   84064:	4770      	bx	lr
   84066:	bf00      	nop

00084068 <_sbrk_r>:
   84068:	b538      	push	{r3, r4, r5, lr}
   8406a:	2300      	movs	r3, #0
   8406c:	4c06      	ldr	r4, [pc, #24]	; (84088 <_sbrk_r+0x20>)
   8406e:	4605      	mov	r5, r0
   84070:	4608      	mov	r0, r1
   84072:	6023      	str	r3, [r4, #0]
   84074:	f7fc fd92 	bl	80b9c <_sbrk>
   84078:	1c43      	adds	r3, r0, #1
   8407a:	d000      	beq.n	8407e <_sbrk_r+0x16>
   8407c:	bd38      	pop	{r3, r4, r5, pc}
   8407e:	6823      	ldr	r3, [r4, #0]
   84080:	2b00      	cmp	r3, #0
   84082:	d0fb      	beq.n	8407c <_sbrk_r+0x14>
   84084:	602b      	str	r3, [r5, #0]
   84086:	bd38      	pop	{r3, r4, r5, pc}
   84088:	20072408 	.word	0x20072408

0008408c <register_fini>:
   8408c:	4b02      	ldr	r3, [pc, #8]	; (84098 <register_fini+0xc>)
   8408e:	b113      	cbz	r3, 84096 <register_fini+0xa>
   84090:	4802      	ldr	r0, [pc, #8]	; (8409c <register_fini+0x10>)
   84092:	f000 b805 	b.w	840a0 <atexit>
   84096:	4770      	bx	lr
   84098:	00000000 	.word	0x00000000
   8409c:	000840ad 	.word	0x000840ad

000840a0 <atexit>:
   840a0:	2300      	movs	r3, #0
   840a2:	4601      	mov	r1, r0
   840a4:	461a      	mov	r2, r3
   840a6:	4618      	mov	r0, r3
   840a8:	f000 b950 	b.w	8434c <__register_exitproc>

000840ac <__libc_fini_array>:
   840ac:	b538      	push	{r3, r4, r5, lr}
   840ae:	4c0a      	ldr	r4, [pc, #40]	; (840d8 <__libc_fini_array+0x2c>)
   840b0:	4d0a      	ldr	r5, [pc, #40]	; (840dc <__libc_fini_array+0x30>)
   840b2:	1b64      	subs	r4, r4, r5
   840b4:	10a4      	asrs	r4, r4, #2
   840b6:	d00a      	beq.n	840ce <__libc_fini_array+0x22>
   840b8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   840bc:	3b01      	subs	r3, #1
   840be:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   840c2:	3c01      	subs	r4, #1
   840c4:	f855 3904 	ldr.w	r3, [r5], #-4
   840c8:	4798      	blx	r3
   840ca:	2c00      	cmp	r4, #0
   840cc:	d1f9      	bne.n	840c2 <__libc_fini_array+0x16>
   840ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   840d2:	f000 ba41 	b.w	84558 <_fini>
   840d6:	bf00      	nop
   840d8:	00084568 	.word	0x00084568
   840dc:	00084564 	.word	0x00084564

000840e0 <_malloc_trim_r>:
   840e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840e2:	460c      	mov	r4, r1
   840e4:	4f23      	ldr	r7, [pc, #140]	; (84174 <_malloc_trim_r+0x94>)
   840e6:	4606      	mov	r6, r0
   840e8:	f7ff ffba 	bl	84060 <__malloc_lock>
   840ec:	68bb      	ldr	r3, [r7, #8]
   840ee:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   840f2:	685d      	ldr	r5, [r3, #4]
   840f4:	310f      	adds	r1, #15
   840f6:	f025 0503 	bic.w	r5, r5, #3
   840fa:	4429      	add	r1, r5
   840fc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84100:	f021 010f 	bic.w	r1, r1, #15
   84104:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   84108:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   8410c:	db07      	blt.n	8411e <_malloc_trim_r+0x3e>
   8410e:	2100      	movs	r1, #0
   84110:	4630      	mov	r0, r6
   84112:	f7ff ffa9 	bl	84068 <_sbrk_r>
   84116:	68bb      	ldr	r3, [r7, #8]
   84118:	442b      	add	r3, r5
   8411a:	4298      	cmp	r0, r3
   8411c:	d004      	beq.n	84128 <_malloc_trim_r+0x48>
   8411e:	4630      	mov	r0, r6
   84120:	f7ff ffa0 	bl	84064 <__malloc_unlock>
   84124:	2000      	movs	r0, #0
   84126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84128:	4261      	negs	r1, r4
   8412a:	4630      	mov	r0, r6
   8412c:	f7ff ff9c 	bl	84068 <_sbrk_r>
   84130:	3001      	adds	r0, #1
   84132:	d00d      	beq.n	84150 <_malloc_trim_r+0x70>
   84134:	4b10      	ldr	r3, [pc, #64]	; (84178 <_malloc_trim_r+0x98>)
   84136:	68ba      	ldr	r2, [r7, #8]
   84138:	6819      	ldr	r1, [r3, #0]
   8413a:	1b2d      	subs	r5, r5, r4
   8413c:	f045 0501 	orr.w	r5, r5, #1
   84140:	4630      	mov	r0, r6
   84142:	1b09      	subs	r1, r1, r4
   84144:	6055      	str	r5, [r2, #4]
   84146:	6019      	str	r1, [r3, #0]
   84148:	f7ff ff8c 	bl	84064 <__malloc_unlock>
   8414c:	2001      	movs	r0, #1
   8414e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84150:	2100      	movs	r1, #0
   84152:	4630      	mov	r0, r6
   84154:	f7ff ff88 	bl	84068 <_sbrk_r>
   84158:	68ba      	ldr	r2, [r7, #8]
   8415a:	1a83      	subs	r3, r0, r2
   8415c:	2b0f      	cmp	r3, #15
   8415e:	ddde      	ble.n	8411e <_malloc_trim_r+0x3e>
   84160:	4c06      	ldr	r4, [pc, #24]	; (8417c <_malloc_trim_r+0x9c>)
   84162:	4905      	ldr	r1, [pc, #20]	; (84178 <_malloc_trim_r+0x98>)
   84164:	6824      	ldr	r4, [r4, #0]
   84166:	f043 0301 	orr.w	r3, r3, #1
   8416a:	1b00      	subs	r0, r0, r4
   8416c:	6053      	str	r3, [r2, #4]
   8416e:	6008      	str	r0, [r1, #0]
   84170:	e7d5      	b.n	8411e <_malloc_trim_r+0x3e>
   84172:	bf00      	nop
   84174:	20070560 	.word	0x20070560
   84178:	20070990 	.word	0x20070990
   8417c:	20070968 	.word	0x20070968

00084180 <_free_r>:
   84180:	2900      	cmp	r1, #0
   84182:	d044      	beq.n	8420e <_free_r+0x8e>
   84184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84188:	460d      	mov	r5, r1
   8418a:	4680      	mov	r8, r0
   8418c:	f7ff ff68 	bl	84060 <__malloc_lock>
   84190:	f855 7c04 	ldr.w	r7, [r5, #-4]
   84194:	4969      	ldr	r1, [pc, #420]	; (8433c <_free_r+0x1bc>)
   84196:	f1a5 0408 	sub.w	r4, r5, #8
   8419a:	f027 0301 	bic.w	r3, r7, #1
   8419e:	18e2      	adds	r2, r4, r3
   841a0:	688e      	ldr	r6, [r1, #8]
   841a2:	6850      	ldr	r0, [r2, #4]
   841a4:	42b2      	cmp	r2, r6
   841a6:	f020 0003 	bic.w	r0, r0, #3
   841aa:	d05e      	beq.n	8426a <_free_r+0xea>
   841ac:	07fe      	lsls	r6, r7, #31
   841ae:	6050      	str	r0, [r2, #4]
   841b0:	d40b      	bmi.n	841ca <_free_r+0x4a>
   841b2:	f855 7c08 	ldr.w	r7, [r5, #-8]
   841b6:	f101 0e08 	add.w	lr, r1, #8
   841ba:	1be4      	subs	r4, r4, r7
   841bc:	68a5      	ldr	r5, [r4, #8]
   841be:	443b      	add	r3, r7
   841c0:	4575      	cmp	r5, lr
   841c2:	d06d      	beq.n	842a0 <_free_r+0x120>
   841c4:	68e7      	ldr	r7, [r4, #12]
   841c6:	60ef      	str	r7, [r5, #12]
   841c8:	60bd      	str	r5, [r7, #8]
   841ca:	1815      	adds	r5, r2, r0
   841cc:	686d      	ldr	r5, [r5, #4]
   841ce:	07ed      	lsls	r5, r5, #31
   841d0:	d53e      	bpl.n	84250 <_free_r+0xd0>
   841d2:	f043 0201 	orr.w	r2, r3, #1
   841d6:	6062      	str	r2, [r4, #4]
   841d8:	50e3      	str	r3, [r4, r3]
   841da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   841de:	d217      	bcs.n	84210 <_free_r+0x90>
   841e0:	2201      	movs	r2, #1
   841e2:	08db      	lsrs	r3, r3, #3
   841e4:	1098      	asrs	r0, r3, #2
   841e6:	684d      	ldr	r5, [r1, #4]
   841e8:	4413      	add	r3, r2
   841ea:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   841ee:	4082      	lsls	r2, r0
   841f0:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   841f4:	432a      	orrs	r2, r5
   841f6:	3808      	subs	r0, #8
   841f8:	60e0      	str	r0, [r4, #12]
   841fa:	60a7      	str	r7, [r4, #8]
   841fc:	604a      	str	r2, [r1, #4]
   841fe:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   84202:	60fc      	str	r4, [r7, #12]
   84204:	4640      	mov	r0, r8
   84206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8420a:	f7ff bf2b 	b.w	84064 <__malloc_unlock>
   8420e:	4770      	bx	lr
   84210:	0a5a      	lsrs	r2, r3, #9
   84212:	2a04      	cmp	r2, #4
   84214:	d852      	bhi.n	842bc <_free_r+0x13c>
   84216:	099a      	lsrs	r2, r3, #6
   84218:	f102 0739 	add.w	r7, r2, #57	; 0x39
   8421c:	00ff      	lsls	r7, r7, #3
   8421e:	f102 0538 	add.w	r5, r2, #56	; 0x38
   84222:	19c8      	adds	r0, r1, r7
   84224:	59ca      	ldr	r2, [r1, r7]
   84226:	3808      	subs	r0, #8
   84228:	4290      	cmp	r0, r2
   8422a:	d04f      	beq.n	842cc <_free_r+0x14c>
   8422c:	6851      	ldr	r1, [r2, #4]
   8422e:	f021 0103 	bic.w	r1, r1, #3
   84232:	428b      	cmp	r3, r1
   84234:	d232      	bcs.n	8429c <_free_r+0x11c>
   84236:	6892      	ldr	r2, [r2, #8]
   84238:	4290      	cmp	r0, r2
   8423a:	d1f7      	bne.n	8422c <_free_r+0xac>
   8423c:	68c3      	ldr	r3, [r0, #12]
   8423e:	60a0      	str	r0, [r4, #8]
   84240:	60e3      	str	r3, [r4, #12]
   84242:	609c      	str	r4, [r3, #8]
   84244:	60c4      	str	r4, [r0, #12]
   84246:	4640      	mov	r0, r8
   84248:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8424c:	f7ff bf0a 	b.w	84064 <__malloc_unlock>
   84250:	6895      	ldr	r5, [r2, #8]
   84252:	4f3b      	ldr	r7, [pc, #236]	; (84340 <_free_r+0x1c0>)
   84254:	4403      	add	r3, r0
   84256:	42bd      	cmp	r5, r7
   84258:	d040      	beq.n	842dc <_free_r+0x15c>
   8425a:	68d0      	ldr	r0, [r2, #12]
   8425c:	f043 0201 	orr.w	r2, r3, #1
   84260:	60e8      	str	r0, [r5, #12]
   84262:	6085      	str	r5, [r0, #8]
   84264:	6062      	str	r2, [r4, #4]
   84266:	50e3      	str	r3, [r4, r3]
   84268:	e7b7      	b.n	841da <_free_r+0x5a>
   8426a:	07ff      	lsls	r7, r7, #31
   8426c:	4403      	add	r3, r0
   8426e:	d407      	bmi.n	84280 <_free_r+0x100>
   84270:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84274:	1b64      	subs	r4, r4, r5
   84276:	68e2      	ldr	r2, [r4, #12]
   84278:	68a0      	ldr	r0, [r4, #8]
   8427a:	442b      	add	r3, r5
   8427c:	60c2      	str	r2, [r0, #12]
   8427e:	6090      	str	r0, [r2, #8]
   84280:	4a30      	ldr	r2, [pc, #192]	; (84344 <_free_r+0x1c4>)
   84282:	f043 0001 	orr.w	r0, r3, #1
   84286:	6812      	ldr	r2, [r2, #0]
   84288:	6060      	str	r0, [r4, #4]
   8428a:	4293      	cmp	r3, r2
   8428c:	608c      	str	r4, [r1, #8]
   8428e:	d3b9      	bcc.n	84204 <_free_r+0x84>
   84290:	4b2d      	ldr	r3, [pc, #180]	; (84348 <_free_r+0x1c8>)
   84292:	4640      	mov	r0, r8
   84294:	6819      	ldr	r1, [r3, #0]
   84296:	f7ff ff23 	bl	840e0 <_malloc_trim_r>
   8429a:	e7b3      	b.n	84204 <_free_r+0x84>
   8429c:	4610      	mov	r0, r2
   8429e:	e7cd      	b.n	8423c <_free_r+0xbc>
   842a0:	1811      	adds	r1, r2, r0
   842a2:	6849      	ldr	r1, [r1, #4]
   842a4:	07c9      	lsls	r1, r1, #31
   842a6:	d444      	bmi.n	84332 <_free_r+0x1b2>
   842a8:	6891      	ldr	r1, [r2, #8]
   842aa:	4403      	add	r3, r0
   842ac:	68d2      	ldr	r2, [r2, #12]
   842ae:	f043 0001 	orr.w	r0, r3, #1
   842b2:	60ca      	str	r2, [r1, #12]
   842b4:	6091      	str	r1, [r2, #8]
   842b6:	6060      	str	r0, [r4, #4]
   842b8:	50e3      	str	r3, [r4, r3]
   842ba:	e7a3      	b.n	84204 <_free_r+0x84>
   842bc:	2a14      	cmp	r2, #20
   842be:	d816      	bhi.n	842ee <_free_r+0x16e>
   842c0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   842c4:	00ff      	lsls	r7, r7, #3
   842c6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   842ca:	e7aa      	b.n	84222 <_free_r+0xa2>
   842cc:	2301      	movs	r3, #1
   842ce:	10aa      	asrs	r2, r5, #2
   842d0:	684d      	ldr	r5, [r1, #4]
   842d2:	4093      	lsls	r3, r2
   842d4:	432b      	orrs	r3, r5
   842d6:	604b      	str	r3, [r1, #4]
   842d8:	4603      	mov	r3, r0
   842da:	e7b0      	b.n	8423e <_free_r+0xbe>
   842dc:	f043 0201 	orr.w	r2, r3, #1
   842e0:	614c      	str	r4, [r1, #20]
   842e2:	610c      	str	r4, [r1, #16]
   842e4:	60e5      	str	r5, [r4, #12]
   842e6:	60a5      	str	r5, [r4, #8]
   842e8:	6062      	str	r2, [r4, #4]
   842ea:	50e3      	str	r3, [r4, r3]
   842ec:	e78a      	b.n	84204 <_free_r+0x84>
   842ee:	2a54      	cmp	r2, #84	; 0x54
   842f0:	d806      	bhi.n	84300 <_free_r+0x180>
   842f2:	0b1a      	lsrs	r2, r3, #12
   842f4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   842f8:	00ff      	lsls	r7, r7, #3
   842fa:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   842fe:	e790      	b.n	84222 <_free_r+0xa2>
   84300:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84304:	d806      	bhi.n	84314 <_free_r+0x194>
   84306:	0bda      	lsrs	r2, r3, #15
   84308:	f102 0778 	add.w	r7, r2, #120	; 0x78
   8430c:	00ff      	lsls	r7, r7, #3
   8430e:	f102 0577 	add.w	r5, r2, #119	; 0x77
   84312:	e786      	b.n	84222 <_free_r+0xa2>
   84314:	f240 5054 	movw	r0, #1364	; 0x554
   84318:	4282      	cmp	r2, r0
   8431a:	d806      	bhi.n	8432a <_free_r+0x1aa>
   8431c:	0c9a      	lsrs	r2, r3, #18
   8431e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   84322:	00ff      	lsls	r7, r7, #3
   84324:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   84328:	e77b      	b.n	84222 <_free_r+0xa2>
   8432a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   8432e:	257e      	movs	r5, #126	; 0x7e
   84330:	e777      	b.n	84222 <_free_r+0xa2>
   84332:	f043 0101 	orr.w	r1, r3, #1
   84336:	6061      	str	r1, [r4, #4]
   84338:	6013      	str	r3, [r2, #0]
   8433a:	e763      	b.n	84204 <_free_r+0x84>
   8433c:	20070560 	.word	0x20070560
   84340:	20070568 	.word	0x20070568
   84344:	2007096c 	.word	0x2007096c
   84348:	200709c0 	.word	0x200709c0

0008434c <__register_exitproc>:
   8434c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84350:	4c27      	ldr	r4, [pc, #156]	; (843f0 <__register_exitproc+0xa4>)
   84352:	4607      	mov	r7, r0
   84354:	6826      	ldr	r6, [r4, #0]
   84356:	4688      	mov	r8, r1
   84358:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8435c:	4692      	mov	sl, r2
   8435e:	4699      	mov	r9, r3
   84360:	2c00      	cmp	r4, #0
   84362:	d03c      	beq.n	843de <__register_exitproc+0x92>
   84364:	6865      	ldr	r5, [r4, #4]
   84366:	2d1f      	cmp	r5, #31
   84368:	dc1a      	bgt.n	843a0 <__register_exitproc+0x54>
   8436a:	f105 0e01 	add.w	lr, r5, #1
   8436e:	b17f      	cbz	r7, 84390 <__register_exitproc+0x44>
   84370:	2001      	movs	r0, #1
   84372:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   84376:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   8437a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   8437e:	fa00 f205 	lsl.w	r2, r0, r5
   84382:	4311      	orrs	r1, r2
   84384:	2f02      	cmp	r7, #2
   84386:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   8438a:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   8438e:	d020      	beq.n	843d2 <__register_exitproc+0x86>
   84390:	3502      	adds	r5, #2
   84392:	f8c4 e004 	str.w	lr, [r4, #4]
   84396:	2000      	movs	r0, #0
   84398:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   8439c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843a0:	4b14      	ldr	r3, [pc, #80]	; (843f4 <__register_exitproc+0xa8>)
   843a2:	b30b      	cbz	r3, 843e8 <__register_exitproc+0x9c>
   843a4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   843a8:	f7ff fbb0 	bl	83b0c <malloc>
   843ac:	4604      	mov	r4, r0
   843ae:	b1d8      	cbz	r0, 843e8 <__register_exitproc+0x9c>
   843b0:	2000      	movs	r0, #0
   843b2:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   843b6:	f04f 0e01 	mov.w	lr, #1
   843ba:	6060      	str	r0, [r4, #4]
   843bc:	6023      	str	r3, [r4, #0]
   843be:	4605      	mov	r5, r0
   843c0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   843c4:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   843c8:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   843cc:	2f00      	cmp	r7, #0
   843ce:	d0df      	beq.n	84390 <__register_exitproc+0x44>
   843d0:	e7ce      	b.n	84370 <__register_exitproc+0x24>
   843d2:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   843d6:	431a      	orrs	r2, r3
   843d8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   843dc:	e7d8      	b.n	84390 <__register_exitproc+0x44>
   843de:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   843e2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   843e6:	e7bd      	b.n	84364 <__register_exitproc+0x18>
   843e8:	f04f 30ff 	mov.w	r0, #4294967295
   843ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843f0:	00084540 	.word	0x00084540
   843f4:	00083b0d 	.word	0x00083b0d
   843f8:	46697754 	.word	0x46697754
   843fc:	746c7561 	.word	0x746c7561
   84400:	0000203a 	.word	0x0000203a
   84404:	52504545 	.word	0x52504545
   84408:	46204d4f 	.word	0x46204d4f
   8440c:	746c7561 	.word	0x746c7561
   84410:	00000000 	.word	0x00000000
   84414:	00313030 	.word	0x00313030
   84418:	68745552 	.word	0x68745552
   8441c:	7373656c 	.word	0x7373656c
   84420:	2e315620 	.word	0x2e315620
   84424:	6f462030 	.word	0x6f462030
   84428:	6c756d72 	.word	0x6c756d72
   8442c:	74532061 	.word	0x74532061
   84430:	6e656475 	.word	0x6e656475
   84434:	30322074 	.word	0x30322074
   84438:	00003731 	.word	0x00003731
   8443c:	65657073 	.word	0x65657073
   84440:	6e697564 	.word	0x6e697564
   84444:	0000006f 	.word	0x0000006f
   84448:	2050414d 	.word	0x2050414d
   8444c:	68676948 	.word	0x68676948
   84450:	0000203a 	.word	0x0000203a
   84454:	2050414d 	.word	0x2050414d
   84458:	3a776f4c 	.word	0x3a776f4c
   8445c:	00000020 	.word	0x00000020
   84460:	20535054 	.word	0x20535054
   84464:	68676948 	.word	0x68676948
   84468:	0000203a 	.word	0x0000203a
   8446c:	20535054 	.word	0x20535054
   84470:	3a776f4c 	.word	0x3a776f4c
   84474:	00000020 	.word	0x00000020
   84478:	3a544c43 	.word	0x3a544c43
   8447c:	00000020 	.word	0x00000020
   84480:	3a544149 	.word	0x3a544149
   84484:	00000020 	.word	0x00000020
   84488:	3a524641 	.word	0x3a524641
   8448c:	00000020 	.word	0x00000020
   84490:	3a50414d 	.word	0x3a50414d
   84494:	00000020 	.word	0x00000020
   84498:	3a535054 	.word	0x3a535054
   8449c:	00000020 	.word	0x00000020
   844a0:	3a4d5052 	.word	0x3a4d5052
   844a4:	00000020 	.word	0x00000020
   844a8:	46495754 	.word	0x46495754
   844ac:	746c7561 	.word	0x746c7561
   844b0:	0000203a 	.word	0x0000203a
   844b4:	6c657546 	.word	0x6c657546
   844b8:	6e6f4320 	.word	0x6e6f4320
   844bc:	203a7473 	.word	0x203a7473
   844c0:	00000000 	.word	0x00000000
   844c4:	65746641 	.word	0x65746641
   844c8:	61745372 	.word	0x61745372
   844cc:	6e457472 	.word	0x6e457472
   844d0:	68636972 	.word	0x68636972
   844d4:	3a746350 	.word	0x3a746350
   844d8:	00000020 	.word	0x00000020
   844dc:	65746641 	.word	0x65746641
   844e0:	61745372 	.word	0x61745372
   844e4:	6e457472 	.word	0x6e457472
   844e8:	68636972 	.word	0x68636972
   844ec:	6c637943 	.word	0x6c637943
   844f0:	203a7365 	.word	0x203a7365
   844f4:	00000000 	.word	0x00000000
   844f8:	6c6c696d 	.word	0x6c6c696d
   844fc:	203a7369 	.word	0x203a7369
   84500:	00000000 	.word	0x00000000
   84504:	4f525245 	.word	0x4f525245
   84508:	61632052 	.word	0x61632052
   8450c:	7262696c 	.word	0x7262696c
   84510:	6f697461 	.word	0x6f697461
   84514:	6576206e 	.word	0x6576206e
   84518:	726f7463 	.word	0x726f7463
   8451c:	00000000 	.word	0x00000000
   84520:	07050604 	.word	0x07050604
   84524:	00050c00 	.word	0x00050c00
   84528:	74696e49 	.word	0x74696e49
   8452c:	67656220 	.word	0x67656220
   84530:	00006e69 	.word	0x00006e69
   84534:	74696e49 	.word	0x74696e49
   84538:	6e6f6420 	.word	0x6e6f6420
   8453c:	00000065 	.word	0x00000065

00084540 <_global_impure_ptr>:
   84540:	20070138                                8.. 

00084544 <_init>:
   84544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84546:	bf00      	nop
   84548:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8454a:	bc08      	pop	{r3}
   8454c:	469e      	mov	lr, r3
   8454e:	4770      	bx	lr

00084550 <__init_array_start>:
   84550:	0008408d 	.word	0x0008408d

00084554 <__frame_dummy_init_array_entry>:
   84554:	00080119                                ....

00084558 <_fini>:
   84558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8455a:	bf00      	nop
   8455c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8455e:	bc08      	pop	{r3}
   84560:	469e      	mov	lr, r3
   84562:	4770      	bx	lr

00084564 <__fini_array_start>:
   84564:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <_impure_ptr>:
20070130:	20070138 00000000                       8.. ....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__malloc_av_>:
	...
20070568:	20070560 20070560 20070568 20070568     `.. `.. h.. h.. 
20070578:	20070570 20070570 20070578 20070578     p.. p.. x.. x.. 
20070588:	20070580 20070580 20070588 20070588     ... ... ... ... 
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....

2007096c <__malloc_trim_threshold>:
2007096c:	00020000                                ....
