// Seed: 1040385070
module module_0 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7
    , id_16,
    input supply1 id_8,
    output wire id_9,
    output uwire id_10,
    input wire id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply1 id_14
);
  assign id_9  = 1;
  assign id_16 = id_3 <= id_6 || id_16 || 1;
  id_17(
      .id_0(""), .id_1(id_12(1 || 1'b0)), .id_2(1)
  );
  wire id_18;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output wire id_4
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_0,
      id_3,
      id_4,
      id_4,
      id_1,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_13 = 0;
endmodule
