Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 24 15:36:56 2023
| Host         : DESKTOP-JQOE2UL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 4.116ns (61.213%)  route 2.608ns (38.787%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[1]/Q
                         net (fo=2, routed)           0.588     1.044    count_reg[1]
    SLICE_X1Y108         LUT1 (Prop_lut1_I0_O)        0.124     1.168 r  ADC_MCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.020     3.188    dac_MCLK_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536     6.725 r  ADC_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.725    ADC_MCLK
    D17                                                               r  ADC_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 4.145ns (64.588%)  route 2.273ns (35.412%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[1]/Q
                         net (fo=2, routed)           0.588     1.044    count_reg[1]
    SLICE_X1Y108         LUT1 (Prop_lut1_I0_O)        0.124     1.168 r  ADC_MCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.684     2.853    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.418 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.418    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_LRCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.994ns (63.947%)  route 2.252ns (36.053%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=3, routed)           2.252     2.708    dac_LRCK_OBUF
    E17                  OBUF (Prop_obuf_I_O)         3.538     6.245 r  ADC_LRCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.245    ADC_LRCLK
    E17                                                               r  ADC_LRCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 3.994ns (65.324%)  route 2.120ns (34.676%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[4]/Q
                         net (fo=4, routed)           2.120     2.576    dac_SCLK_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.538     6.114 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     6.114    ADC_SCLK
    F18                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 4.004ns (68.575%)  route 1.835ns (31.425%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[4]/Q
                         net (fo=4, routed)           1.835     2.291    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     5.839 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.839    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/dac_data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.980ns (68.241%)  route 1.852ns (31.759%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE                         0.000     0.000 r  adc/dac_data_reg/C
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  adc/dac_data_reg/Q
                         net (fo=1, routed)           1.852     2.311    dac_SDIN_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521     5.832 r  dac_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     5.832    dac_SDIN
    G17                                                               r  dac_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 4.011ns (70.068%)  route 1.714ns (29.932%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=3, routed)           1.714     2.170    dac_LRCK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     5.725 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     5.725    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_SDATA1
                            (input port)
  Destination:            adc/dac_data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.385ns  (logic 1.489ns (62.427%)  route 0.896ns (37.573%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  ADC_SDATA1 (IN)
                         net (fo=0)                   0.000     0.000    ADC_SDATA1
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ADC_SDATA1_IBUF_inst/O
                         net (fo=1, routed)           0.896     2.385    adc/ADC_SDATA1_IBUF
    SLICE_X1Y107         FDRE                                         r  adc/dac_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.209ns  (logic 1.464ns (66.284%)  route 0.745ns (33.716%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[5]/Q
                         net (fo=1, routed)           0.745     1.201    count_reg_n_0_[5]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.875 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.875    count_reg[4]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.209 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.209    count_reg[8]_i_1_n_6
    SLICE_X0Y108         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.098ns  (logic 1.353ns (64.500%)  route 0.745ns (35.500%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[5]/Q
                         net (fo=1, routed)           0.745     1.201    count_reg_n_0_[5]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.875 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.875    count_reg[4]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.098 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.098    count_reg[8]_i_1_n_7
    SLICE_X0Y108         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    count_reg_n_0_[2]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    count_reg[0]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    count_reg_n_0_[2]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    count_reg[0]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    count_reg_n_0_[0]
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    count[0]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    count_reg[0]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     0.317    count_reg_n_0_[8]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.432 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.432    count_reg[8]_i_1_n_7
    SLICE_X0Y108         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[1]/Q
                         net (fo=2, routed)           0.192     0.333    count_reg[1]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.443 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.443    count_reg[0]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[9]/Q
                         net (fo=3, routed)           0.192     0.333    dac_LRCK_OBUF
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.443 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.443    count_reg[8]_i_1_n_6
    SLICE_X0Y108         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.256ns (56.739%)  route 0.195ns (43.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=4, routed)           0.195     0.336    dac_SCLK_OBUF
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.451 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.451    count_reg[4]_i_1_n_7
    SLICE_X0Y107         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.292ns (59.936%)  route 0.195ns (40.064%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=4, routed)           0.195     0.336    dac_SCLK_OBUF
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.487 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.487    count_reg[4]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.366ns (75.084%)  route 0.121ns (24.916%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    count_reg_n_0_[2]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.422 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.422    count_reg[0]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.487 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.487    count_reg[4]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.391ns (76.299%)  route 0.121ns (23.701%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    count_reg_n_0_[2]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.422 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.422    count_reg[0]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.512 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.512    count_reg[4]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------





