{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673888050773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673888050773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 18:54:10 2023 " "Processing started: Mon Jan 16 18:54:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673888050773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673888050773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673888050773 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673888051202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Uni_Projektas_TB-arc " "Found design unit 1: Uni_Projektas_TB-arc" {  } { { "Uni_Projektas_TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Uni_Projektas_TB " "Found entity 1: Uni_Projektas_TB" {  } { { "Uni_Projektas_TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas_TB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Manager-arc " "Found design unit 1: ADC_Manager-arc" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051601 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Manager " "Found entity 1: ADC_Manager" {  } { { "ADC_Manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlation_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file correlation_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Correlation_function-arc1 " "Found design unit 1: Correlation_function-arc1" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051603 ""} { "Info" "ISGN_ENTITY_NAME" "1 Correlation_function " "Found entity 1: Correlation_function" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file corr_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corr_package " "Found design unit 1: corr_package" {  } { { "corr_package.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_ram-SYN " "Found design unit 1: wizard_ram-SYN" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051607 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_ram " "Found entity 1: wizard_ram" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051611 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_ram_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_ram_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_ram_wizard-SYN " "Found design unit 1: big_ram_wizard-SYN" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051616 ""} { "Info" "ISGN_ENTITY_NAME" "1 big_ram_wizard " "Found entity 1: big_ram_wizard" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_ram_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_ram_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ram_shifter-arc " "Found design unit 1: ADC_ram_shifter-arc" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051618 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ram_shifter " "Found entity 1: ADC_ram_shifter" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uni_Projektas " "Elaborating entity \"Uni_Projektas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673888051697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ram_shifter ADC_ram_shifter:adc_ram_shifter_1 " "Elaborating entity \"ADC_ram_shifter\" for hierarchy \"ADC_ram_shifter:adc_ram_shifter_1\"" {  } { { "Uni_Projektas.vhd" "adc_ram_shifter_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051765 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_b_1 ADC_ram_shifter.vhd(13) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(13): used explicit default value for signal \"data_b_1\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051767 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_a_2 ADC_ram_shifter.vhd(17) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(17): used explicit default value for signal \"data_a_2\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051767 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_b_2 ADC_ram_shifter.vhd(18) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(18): used explicit default value for signal \"data_b_2\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051768 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren_b_1 ADC_ram_shifter.vhd(27) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(27): used explicit default value for signal \"wren_b_1\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051768 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren_a_2 ADC_ram_shifter.vhd(29) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(29): used explicit default value for signal \"wren_a_2\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051768 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren_b_2 ADC_ram_shifter.vhd(30) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(30): used explicit default value for signal \"wren_b_2\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051768 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "count ADC_ram_shifter.vhd(38) " "VHDL Signal Declaration warning at ADC_ram_shifter.vhd(38): used explicit default value for signal \"count\" because signal was never assigned a value" {  } { { "ADC_ram_shifter.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673888051768 "|Uni_Projektas|ADC_ram_shifter:adc_ram_shifter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Manager ADC_Manager:ADC_Manager1 " "Elaborating entity \"ADC_Manager\" for hierarchy \"ADC_Manager:ADC_Manager1\"" {  } { { "Uni_Projektas.vhd" "ADC_Manager1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wizard_ram wizard_ram:wizard_ram_1 " "Elaborating entity \"wizard_ram\" for hierarchy \"wizard_ram:wizard_ram_1\"" {  } { { "Uni_Projektas.vhd" "wizard_ram_1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\"" {  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Conv_func_data.mif " "Parameter \"init_file\" = \"Conv_func_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 255 " "Parameter \"numwords_a\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051818 ""}  } { { "wizard_ram.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673888051818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0d1 " "Found entity 1: altsyncram_i0d1" {  } { { "db/altsyncram_i0d1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i0d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0d1 wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated " "Elaborating entity \"altsyncram_i0d1\" for hierarchy \"wizard_ram:wizard_ram_1\|altsyncram:altsyncram_component\|altsyncram_i0d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock_divider1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock_divider1\"" {  } { { "Uni_Projektas.vhd" "clock_divider1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Correlation_function Correlation_function:corr_long " "Elaborating entity \"Correlation_function\" for hierarchy \"Correlation_function:corr_long\"" {  } { { "Uni_Projektas.vhd" "corr_long" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_ram_wizard big_ram_wizard:ram1 " "Elaborating entity \"big_ram_wizard\" for hierarchy \"big_ram_wizard:ram1\"" {  } { { "Uni_Projektas.vhd" "ram1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "altsyncram_component" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\"" {  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "big_ram_wizard:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051894 ""}  } { { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673888051894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf52 " "Found entity 1: altsyncram_hf52" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888051969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888051969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf52 big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated " "Elaborating entity \"altsyncram_hf52\" for hierarchy \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888051970 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 915 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\] " "Synthesized away node \"big_ram_wizard:ram2\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4345 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 915 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1195 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 2980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3050 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3155 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3715 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3785 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3890 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3925 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 3995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\] " "Synthesized away node \"big_ram_wizard:ram1\|altsyncram:altsyncram_component\|altsyncram_hf52:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_hf52.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_hf52.tdf" 4205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "big_ram_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd" 109 0 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 160 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888052213 "|UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1673888052213 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1673888052213 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "49 " "Inferred 49 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult48\"" {  } { { "Correlation_function.vhd" "Mult48" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult45\"" {  } { { "Correlation_function.vhd" "Mult45" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult44\"" {  } { { "Correlation_function.vhd" "Mult44" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult8\"" {  } { { "Correlation_function.vhd" "Mult8" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult31\"" {  } { { "Correlation_function.vhd" "Mult31" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult30\"" {  } { { "Correlation_function.vhd" "Mult30" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult35\"" {  } { { "Correlation_function.vhd" "Mult35" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult34\"" {  } { { "Correlation_function.vhd" "Mult34" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult33\"" {  } { { "Correlation_function.vhd" "Mult33" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult32\"" {  } { { "Correlation_function.vhd" "Mult32" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult43\"" {  } { { "Correlation_function.vhd" "Mult43" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult42\"" {  } { { "Correlation_function.vhd" "Mult42" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult41\"" {  } { { "Correlation_function.vhd" "Mult41" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult40\"" {  } { { "Correlation_function.vhd" "Mult40" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult39\"" {  } { { "Correlation_function.vhd" "Mult39" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult38\"" {  } { { "Correlation_function.vhd" "Mult38" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult37\"" {  } { { "Correlation_function.vhd" "Mult37" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult36\"" {  } { { "Correlation_function.vhd" "Mult36" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult47\"" {  } { { "Correlation_function.vhd" "Mult47" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult46\"" {  } { { "Correlation_function.vhd" "Mult46" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult25\"" {  } { { "Correlation_function.vhd" "Mult25" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult24\"" {  } { { "Correlation_function.vhd" "Mult24" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult23\"" {  } { { "Correlation_function.vhd" "Mult23" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult22\"" {  } { { "Correlation_function.vhd" "Mult22" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult21\"" {  } { { "Correlation_function.vhd" "Mult21" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult20\"" {  } { { "Correlation_function.vhd" "Mult20" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult19\"" {  } { { "Correlation_function.vhd" "Mult19" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult18\"" {  } { { "Correlation_function.vhd" "Mult18" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult15\"" {  } { { "Correlation_function.vhd" "Mult15" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult17\"" {  } { { "Correlation_function.vhd" "Mult17" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult16\"" {  } { { "Correlation_function.vhd" "Mult16" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult29\"" {  } { { "Correlation_function.vhd" "Mult29" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult28\"" {  } { { "Correlation_function.vhd" "Mult28" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult27\"" {  } { { "Correlation_function.vhd" "Mult27" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult26\"" {  } { { "Correlation_function.vhd" "Mult26" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult4\"" {  } { { "Correlation_function.vhd" "Mult4" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult7\"" {  } { { "Correlation_function.vhd" "Mult7" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult14\"" {  } { { "Correlation_function.vhd" "Mult14" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult13\"" {  } { { "Correlation_function.vhd" "Mult13" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult6\"" {  } { { "Correlation_function.vhd" "Mult6" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult5\"" {  } { { "Correlation_function.vhd" "Mult5" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult12\"" {  } { { "Correlation_function.vhd" "Mult12" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult11\"" {  } { { "Correlation_function.vhd" "Mult11" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult10\"" {  } { { "Correlation_function.vhd" "Mult10" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult9\"" {  } { { "Correlation_function.vhd" "Mult9" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult1\"" {  } { { "Correlation_function.vhd" "Mult1" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult0\"" {  } { { "Correlation_function.vhd" "Mult0" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult3\"" {  } { { "Correlation_function.vhd" "Mult3" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Correlation_function:corr_long\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Correlation_function:corr_long\|Mult2\"" {  } { { "Correlation_function.vhd" "Mult2" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053899 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1673888053899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|lpm_mult:Mult48 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|lpm_mult:Mult48\"" {  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|lpm_mult:Mult48 " "Instantiated megafunction \"Correlation_function:corr_long\|lpm_mult:Mult48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888053935 ""}  } { { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673888053935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888053988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888053988 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "23 " "Converted 23 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 25 " "Used 25 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 49 25 " "Used 49 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 25 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "23 " "Converted the following 23 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult3\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult0\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult9\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult9\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult9\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult9\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult9\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult9\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult10\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult10\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult10\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult10\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult10\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult10\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult11\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult11\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult11\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult11\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult11\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult11\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult12\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult12\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult12\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult12\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult12\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult12\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult5\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult6\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult13\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult13\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult13\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult13\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult13\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult13\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult14\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult14\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult14\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult14\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult14\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult14\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult7\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult4\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult26\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult26\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult26\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult26\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult26\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult26\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult27\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult27\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult27\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult27\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult27\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult27\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult28\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult28\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult28\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult28\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult28\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult28\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult29\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult29\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult29\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult29\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult29\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult29\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult16\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult16\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult16\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult16\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult16\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult16\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult17\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult17\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult17\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult17\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult17\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult17\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult15\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult15\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult15\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult15\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult15\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult15\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult18\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult18\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult18\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult18\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult18\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult18\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) Correlation_function:corr_long\|lpm_mult:Mult19\|mult_o5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"Correlation_function:corr_long\|lpm_mult:Mult19\|mult_o5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult19\|mult_o5t:auto_generated\|mac_out2 " "DSP block output node \"Correlation_function:corr_long\|lpm_mult:Mult19\|mult_o5t:auto_generated\|mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "Correlation_function:corr_long\|lpm_mult:Mult19\|mult_o5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"Correlation_function:corr_long\|lpm_mult:Mult19\|mult_o5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Correlation_function.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd" 28 -1 0 } } { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 158 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1673888054312 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 13 " "Used 13 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 26 13 " "Used 26 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 13 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1673888054312 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1673888054312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 8 " "Parameter \"datab_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054352 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673888054352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_jng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_jng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_jng1 " "Found entity 1: mac_mult_jng1" {  } { { "db/mac_mult_jng1.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mac_mult_jng1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888054402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888054402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bjl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bjl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bjl " "Found entity 1: mult_bjl" {  } { { "db/mult_bjl.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_bjl.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888054455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888054455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"Correlation_function:corr_long\|lpm_mult:Mult2\|mult_o5t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673888054481 ""}  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mult_o5t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673888054481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_cn82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_cn82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_cn82 " "Found entity 1: mac_out_cn82" {  } { { "db/mac_out_cn82.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/mac_out_cn82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673888054536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673888054536 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3404 " "Ignored 3404 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "184 " "Ignored 184 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1673888055785 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "3220 " "Ignored 3220 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1673888055785 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1673888055785 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "145 " "145 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1673888059004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673888059606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673888059606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5082 " "Implemented 5082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673888059922 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673888059922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5032 " "Implemented 5032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673888059922 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1673888059922 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1673888059922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673888059922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 266 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 266 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673888059996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 18:54:19 2023 " "Processing ended: Mon Jan 16 18:54:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673888059996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673888059996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673888059996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673888059996 ""}
