--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
ddr2_pinning.ucf -ucf pinning.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 0.46 
ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.484ns.
--------------------------------------------------------------------------------
Slack:                  -0.024ns INST_DDR2_RAM_CORE/top_00/dqs_div_rst
Error:      0.484ns delay exceeds   0.460ns timing constraint by 0.024ns
From                              To                                Delay(ns)
H4.I                              SLICE_X1Y67.G3                        0.484  
H4.I                              SLICE_X0Y66.F3                        0.378  
H4.I                              SLICE_X0Y67.F4                        0.432  
H4.I                              SLICE_X0Y67.G4                        0.429  
H4.I                              SLICE_X1Y66.F3                        0.452  
H4.I                              SLICE_X1Y66.G2                        0.440  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.911ns.
--------------------------------------------------------------------------------
Slack:                  1.096ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<0>
Report:    1.911ns delay meets   3.007ns timing constraint by 1.096ns
From                              To                                Delay(ns)
SLICE_X3Y53.X                     SLICE_X1Y50.CE                        0.986  
SLICE_X3Y53.X                     SLICE_X1Y49.CE                        1.905  
SLICE_X3Y53.X                     SLICE_X2Y62.SR                        0.844  
SLICE_X3Y53.X                     SLICE_X0Y58.SR                        1.350  
SLICE_X3Y53.X                     SLICE_X0Y50.SR                        1.911  
SLICE_X3Y53.X                     SLICE_X2Y52.SR                        0.519  
SLICE_X3Y53.X                     SLICE_X0Y52.SR                        1.348  
SLICE_X3Y53.X                     SLICE_X2Y50.SR                        0.587  
SLICE_X3Y53.X                     SLICE_X2Y58.SR                        0.834  
SLICE_X3Y53.X                     SLICE_X0Y62.SR                        1.618  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.979ns.
--------------------------------------------------------------------------------
Slack:                  4.411ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<0>
Report:    1.979ns delay meets   6.390ns timing constraint by 4.411ns
From                              To                                Delay(ns)
SLICE_X1Y50.YQ                    SLICE_X1Y50.F4                        0.587  
SLICE_X1Y50.YQ                    SLICE_X1Y49.F4                        0.524  
SLICE_X1Y50.YQ                    SLICE_X1Y49.G4                        0.526  
SLICE_X1Y50.YQ                    SLICE_X2Y62.G1                        1.454  
SLICE_X1Y50.YQ                    SLICE_X0Y58.G1                        1.707  
SLICE_X1Y50.YQ                    SLICE_X0Y50.G1                        0.708  
SLICE_X1Y50.YQ                    SLICE_X2Y52.G1                        1.171  
SLICE_X1Y50.YQ                    SLICE_X0Y52.G1                        0.560  
SLICE_X1Y50.YQ                    SLICE_X2Y50.G1                        0.708  
SLICE_X1Y50.YQ                    SLICE_X2Y58.G1                        1.979  
SLICE_X1Y50.YQ                    SLICE_X0Y62.G1                        1.740  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.597ns.
--------------------------------------------------------------------------------
Slack:                  4.793ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<1>
Report:    1.597ns delay meets   6.390ns timing constraint by 4.793ns
From                              To                                Delay(ns)
SLICE_X1Y50.XQ                    SLICE_X1Y50.F3                        0.585  
SLICE_X1Y50.XQ                    SLICE_X1Y50.G3                        0.617  
SLICE_X1Y50.XQ                    SLICE_X1Y49.F1                        0.671  
SLICE_X1Y50.XQ                    SLICE_X1Y49.G1                        0.684  
SLICE_X1Y50.XQ                    SLICE_X2Y62.G2                        1.325  
SLICE_X1Y50.XQ                    SLICE_X0Y58.G2                        1.305  
SLICE_X1Y50.XQ                    SLICE_X0Y50.G2                        0.663  
SLICE_X1Y50.XQ                    SLICE_X2Y52.G2                        0.669  
SLICE_X1Y50.XQ                    SLICE_X0Y52.G2                        0.669  
SLICE_X1Y50.XQ                    SLICE_X2Y50.G2                        0.599  
SLICE_X1Y50.XQ                    SLICE_X2Y58.G2                        1.298  
SLICE_X1Y50.XQ                    SLICE_X0Y62.G2                        1.597  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.416ns.
--------------------------------------------------------------------------------
Slack:                  4.974ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<2>
Report:    1.416ns delay meets   6.390ns timing constraint by 4.974ns
From                              To                                Delay(ns)
SLICE_X1Y49.YQ                    SLICE_X1Y50.F1                        1.194  
SLICE_X1Y49.YQ                    SLICE_X1Y50.G4                        0.382  
SLICE_X1Y49.YQ                    SLICE_X1Y49.F2                        1.416  
SLICE_X1Y49.YQ                    SLICE_X1Y49.G2                        1.398  
SLICE_X1Y49.YQ                    SLICE_X2Y62.G3                        1.130  
SLICE_X1Y49.YQ                    SLICE_X0Y58.G3                        1.117  
SLICE_X1Y49.YQ                    SLICE_X0Y50.G3                        0.775  
SLICE_X1Y49.YQ                    SLICE_X2Y52.G3                        0.782  
SLICE_X1Y49.YQ                    SLICE_X0Y52.G3                        1.059  
SLICE_X1Y49.YQ                    SLICE_X2Y50.G3                        0.822  
SLICE_X1Y49.YQ                    SLICE_X2Y58.G3                        1.051  
SLICE_X1Y49.YQ                    SLICE_X0Y62.G3                        1.123  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.462ns.
--------------------------------------------------------------------------------
Slack:                  4.928ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<3>
Report:    1.462ns delay meets   6.390ns timing constraint by 4.928ns
From                              To                                Delay(ns)
SLICE_X1Y49.XQ                    SLICE_X1Y50.F2                        1.147  
SLICE_X1Y49.XQ                    SLICE_X1Y50.G2                        1.129  
SLICE_X1Y49.XQ                    SLICE_X1Y49.F3                        0.493  
SLICE_X1Y49.XQ                    SLICE_X1Y49.G3                        0.525  
SLICE_X1Y49.XQ                    SLICE_X2Y62.G4                        1.290  
SLICE_X1Y49.XQ                    SLICE_X0Y58.G4                        1.193  
SLICE_X1Y49.XQ                    SLICE_X0Y50.G4                        0.647  
SLICE_X1Y49.XQ                    SLICE_X2Y52.G4                        1.255  
SLICE_X1Y49.XQ                    SLICE_X0Y52.G4                        0.920  
SLICE_X1Y49.XQ                    SLICE_X2Y50.G4                        0.562  
SLICE_X1Y49.XQ                    SLICE_X2Y58.G4                        1.236  
SLICE_X1Y49.XQ                    SLICE_X0Y62.G4                        1.462  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.323ns.
--------------------------------------------------------------------------------
Slack:                  1.684ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<0>
Report:    1.323ns delay meets   3.007ns timing constraint by 1.684ns
From                              To                                Delay(ns)
SLICE_X3Y52.X                     SLICE_X2Y63.SR                        1.202  
SLICE_X3Y52.X                     SLICE_X0Y59.SR                        1.120  
SLICE_X3Y52.X                     SLICE_X0Y51.SR                        0.719  
SLICE_X3Y52.X                     SLICE_X2Y53.SR                        1.323  
SLICE_X3Y52.X                     SLICE_X0Y53.SR                        1.298  
SLICE_X3Y52.X                     SLICE_X2Y51.SR                        1.046  
SLICE_X3Y52.X                     SLICE_X2Y59.SR                        0.858  
SLICE_X3Y52.X                     SLICE_X0Y63.SR                        1.197  
SLICE_X3Y52.X                     SLICE_X3Y50.CE                        0.774  
SLICE_X3Y52.X                     SLICE_X3Y49.CE                        0.937  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.138ns.
--------------------------------------------------------------------------------
Slack:                  4.252ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<0>
Report:    2.138ns delay meets   6.390ns timing constraint by 4.252ns
From                              To                                Delay(ns)
SLICE_X3Y49.YQ                    SLICE_X2Y63.G1                        1.639  
SLICE_X3Y49.YQ                    SLICE_X0Y59.G1                        2.138  
SLICE_X3Y49.YQ                    SLICE_X0Y51.G1                        1.555  
SLICE_X3Y49.YQ                    SLICE_X2Y53.G1                        1.827  
SLICE_X3Y49.YQ                    SLICE_X0Y53.G1                        0.953  
SLICE_X3Y49.YQ                    SLICE_X2Y51.G1                        0.762  
SLICE_X3Y49.YQ                    SLICE_X2Y59.G1                        1.908  
SLICE_X3Y49.YQ                    SLICE_X0Y63.G1                        1.648  
SLICE_X3Y49.YQ                    SLICE_X3Y50.F4                        0.641  
SLICE_X3Y49.YQ                    SLICE_X3Y50.G4                        0.643  
SLICE_X3Y49.YQ                    SLICE_X3Y49.F3                        0.553  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.597ns.
--------------------------------------------------------------------------------
Slack:                  4.793ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<1>
Report:    1.597ns delay meets   6.390ns timing constraint by 4.793ns
From                              To                                Delay(ns)
SLICE_X3Y49.XQ                    SLICE_X2Y63.G2                        1.080  
SLICE_X3Y49.XQ                    SLICE_X0Y59.G2                        1.328  
SLICE_X3Y49.XQ                    SLICE_X0Y51.G2                        1.035  
SLICE_X3Y49.XQ                    SLICE_X2Y53.G2                        0.763  
SLICE_X3Y49.XQ                    SLICE_X0Y53.G2                        1.035  
SLICE_X3Y49.XQ                    SLICE_X2Y51.G2                        0.762  
SLICE_X3Y49.XQ                    SLICE_X2Y59.G2                        1.067  
SLICE_X3Y49.XQ                    SLICE_X0Y63.G2                        1.597  
SLICE_X3Y49.XQ                    SLICE_X3Y50.F3                        0.684  
SLICE_X3Y49.XQ                    SLICE_X3Y50.G3                        0.716  
SLICE_X3Y49.XQ                    SLICE_X3Y49.F4                        0.948  
SLICE_X3Y49.XQ                    SLICE_X3Y49.G3                        0.690  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.654ns.
--------------------------------------------------------------------------------
Slack:                  4.736ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<2>
Report:    1.654ns delay meets   6.390ns timing constraint by 4.736ns
From                              To                                Delay(ns)
SLICE_X3Y50.YQ                    SLICE_X2Y63.G3                        1.654  
SLICE_X3Y50.YQ                    SLICE_X0Y59.G3                        1.108  
SLICE_X3Y50.YQ                    SLICE_X0Y51.G3                        0.698  
SLICE_X3Y50.YQ                    SLICE_X2Y53.G3                        0.545  
SLICE_X3Y50.YQ                    SLICE_X0Y53.G3                        0.998  
SLICE_X3Y50.YQ                    SLICE_X2Y51.G3                        0.698  
SLICE_X3Y50.YQ                    SLICE_X2Y59.G3                        1.385  
SLICE_X3Y50.YQ                    SLICE_X0Y63.G3                        1.390  
SLICE_X3Y50.YQ                    SLICE_X3Y50.F2                        0.777  
SLICE_X3Y50.YQ                    SLICE_X3Y50.G2                        0.759  
SLICE_X3Y50.YQ                    SLICE_X3Y49.F2                        0.713  
SLICE_X3Y50.YQ                    SLICE_X3Y49.G2                        0.695  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.721ns.
--------------------------------------------------------------------------------
Slack:                  4.669ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<3>
Report:    1.721ns delay meets   6.390ns timing constraint by 4.669ns
From                              To                                Delay(ns)
SLICE_X3Y50.XQ                    SLICE_X2Y63.G4                        1.187  
SLICE_X3Y50.XQ                    SLICE_X0Y59.G4                        1.721  
SLICE_X3Y50.XQ                    SLICE_X0Y51.G4                        0.470  
SLICE_X3Y50.XQ                    SLICE_X2Y53.G4                        0.534  
SLICE_X3Y50.XQ                    SLICE_X0Y53.G4                        0.534  
SLICE_X3Y50.XQ                    SLICE_X2Y51.G4                        0.730  
SLICE_X3Y50.XQ                    SLICE_X2Y59.G4                        1.456  
SLICE_X3Y50.XQ                    SLICE_X0Y63.G4                        1.452  
SLICE_X3Y50.XQ                    SLICE_X3Y50.F1                        0.797  
SLICE_X3Y50.XQ                    SLICE_X3Y50.G1                        0.810  
SLICE_X3Y50.XQ                    SLICE_X3Y49.F1                        1.088  
SLICE_X3Y50.XQ                    SLICE_X3Y49.G1                        1.101  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.211ns.
--------------------------------------------------------------------------------
Slack:                  0.796ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en<1>
Report:    2.211ns delay meets   3.007ns timing constraint by 0.796ns
From                              To                                Delay(ns)
SLICE_X3Y72.X                     SLICE_X0Y70.SR                        1.333  
SLICE_X3Y72.X                     SLICE_X2Y78.SR                        0.870  
SLICE_X3Y72.X                     SLICE_X2Y68.SR                        1.050  
SLICE_X3Y72.X                     SLICE_X2Y76.SR                        1.045  
SLICE_X3Y72.X                     SLICE_X0Y76.SR                        1.047  
SLICE_X3Y72.X                     SLICE_X2Y70.SR                        1.655  
SLICE_X3Y72.X                     SLICE_X0Y68.SR                        2.211  
SLICE_X3Y72.X                     SLICE_X0Y78.SR                        1.019  
SLICE_X3Y72.X                     SLICE_X1Y70.CE                        1.029  
SLICE_X3Y72.X                     SLICE_X1Y69.CE                        1.303  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.386ns.
--------------------------------------------------------------------------------
Slack:                  5.004ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<4>
Report:    1.386ns delay meets   6.390ns timing constraint by 5.004ns
From                              To                                Delay(ns)
SLICE_X1Y69.YQ                    SLICE_X0Y70.G1                        0.778  
SLICE_X1Y69.YQ                    SLICE_X2Y78.G1                        1.386  
SLICE_X1Y69.YQ                    SLICE_X2Y68.G1                        0.643  
SLICE_X1Y69.YQ                    SLICE_X2Y76.G1                        1.353  
SLICE_X1Y69.YQ                    SLICE_X0Y76.G1                        1.114  
SLICE_X1Y69.YQ                    SLICE_X2Y70.G1                        1.050  
SLICE_X1Y69.YQ                    SLICE_X0Y68.G1                        0.643  
SLICE_X1Y69.YQ                    SLICE_X0Y78.G1                        1.114  
SLICE_X1Y69.YQ                    SLICE_X1Y70.F4                        0.657  
SLICE_X1Y69.YQ                    SLICE_X1Y70.G4                        0.659  
SLICE_X1Y69.YQ                    SLICE_X1Y69.F4                        0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.579ns.
--------------------------------------------------------------------------------
Slack:                  4.811ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<5>
Report:    1.579ns delay meets   6.390ns timing constraint by 4.811ns
From                              To                                Delay(ns)
SLICE_X1Y69.XQ                    SLICE_X0Y70.G2                        0.772  
SLICE_X1Y69.XQ                    SLICE_X2Y78.G2                        1.579  
SLICE_X1Y69.XQ                    SLICE_X2Y68.G2                        1.318  
SLICE_X1Y69.XQ                    SLICE_X2Y76.G2                        1.311  
SLICE_X1Y69.XQ                    SLICE_X0Y76.G2                        1.079  
SLICE_X1Y69.XQ                    SLICE_X2Y70.G2                        1.049  
SLICE_X1Y69.XQ                    SLICE_X0Y68.G2                        0.581  
SLICE_X1Y69.XQ                    SLICE_X0Y78.G2                        1.079  
SLICE_X1Y69.XQ                    SLICE_X1Y70.F3                        0.694  
SLICE_X1Y69.XQ                    SLICE_X1Y70.G3                        0.726  
SLICE_X1Y69.XQ                    SLICE_X1Y69.F3                        0.503  
SLICE_X1Y69.XQ                    SLICE_X1Y69.G3                        0.535  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.779ns.
--------------------------------------------------------------------------------
Slack:                  4.611ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<6>
Report:    1.779ns delay meets   6.390ns timing constraint by 4.611ns
From                              To                                Delay(ns)
SLICE_X1Y70.YQ                    SLICE_X0Y70.G3                        0.551  
SLICE_X1Y70.YQ                    SLICE_X2Y78.G3                        1.512  
SLICE_X1Y70.YQ                    SLICE_X2Y68.G3                        0.614  
SLICE_X1Y70.YQ                    SLICE_X2Y76.G3                        1.779  
SLICE_X1Y70.YQ                    SLICE_X0Y76.G3                        1.107  
SLICE_X1Y70.YQ                    SLICE_X2Y70.G3                        0.535  
SLICE_X1Y70.YQ                    SLICE_X0Y68.G3                        0.614  
SLICE_X1Y70.YQ                    SLICE_X0Y78.G3                        1.505  
SLICE_X1Y70.YQ                    SLICE_X1Y70.F1                        1.163  
SLICE_X1Y70.YQ                    SLICE_X1Y70.G1                        1.176  
SLICE_X1Y70.YQ                    SLICE_X1Y69.F2                        0.693  
SLICE_X1Y70.YQ                    SLICE_X1Y69.G4                        0.516  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.320ns.
--------------------------------------------------------------------------------
Slack:                  5.070ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr<7>
Report:    1.320ns delay meets   6.390ns timing constraint by 5.070ns
From                              To                                Delay(ns)
SLICE_X1Y70.XQ                    SLICE_X0Y70.G4                        0.576  
SLICE_X1Y70.XQ                    SLICE_X2Y78.G4                        1.052  
SLICE_X1Y70.XQ                    SLICE_X2Y68.G4                        1.171  
SLICE_X1Y70.XQ                    SLICE_X2Y76.G4                        1.320  
SLICE_X1Y70.XQ                    SLICE_X0Y76.G4                        1.256  
SLICE_X1Y70.XQ                    SLICE_X2Y70.G4                        0.576  
SLICE_X1Y70.XQ                    SLICE_X0Y68.G4                        0.594  
SLICE_X1Y70.XQ                    SLICE_X0Y78.G4                        1.266  
SLICE_X1Y70.XQ                    SLICE_X1Y70.F2                        1.076  
SLICE_X1Y70.XQ                    SLICE_X1Y70.G2                        1.058  
SLICE_X1Y70.XQ                    SLICE_X1Y69.F1                        0.661  
SLICE_X1Y70.XQ                    SLICE_X1Y69.G1                        0.674  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>" 
MAXDELAY = 3.007         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.631ns.
--------------------------------------------------------------------------------
Slack:                  1.376ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en<1>
Report:    1.631ns delay meets   3.007ns timing constraint by 1.376ns
From                              To                                Delay(ns)
SLICE_X2Y73.X                     SLICE_X0Y71.SR                        0.718  
SLICE_X2Y73.X                     SLICE_X2Y79.SR                        0.839  
SLICE_X2Y73.X                     SLICE_X2Y69.SR                        0.831  
SLICE_X2Y73.X                     SLICE_X2Y77.SR                        0.834  
SLICE_X2Y73.X                     SLICE_X0Y77.SR                        1.631  
SLICE_X2Y73.X                     SLICE_X2Y71.SR                        1.282  
SLICE_X2Y73.X                     SLICE_X0Y69.SR                        0.976  
SLICE_X2Y73.X                     SLICE_X0Y79.SR                        1.105  
SLICE_X2Y73.X                     SLICE_X3Y70.CE                        0.769  
SLICE_X2Y73.X                     SLICE_X3Y69.CE                        0.723  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.936ns.
--------------------------------------------------------------------------------
Slack:                  4.454ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<4>
Report:    1.936ns delay meets   6.390ns timing constraint by 4.454ns
From                              To                                Delay(ns)
SLICE_X3Y69.YQ                    SLICE_X0Y71.G1                        1.115  
SLICE_X3Y69.YQ                    SLICE_X2Y79.G1                        1.667  
SLICE_X3Y69.YQ                    SLICE_X2Y69.G1                        0.664  
SLICE_X3Y69.YQ                    SLICE_X2Y77.G1                        1.936  
SLICE_X3Y69.YQ                    SLICE_X0Y77.G1                        1.385  
SLICE_X3Y69.YQ                    SLICE_X2Y71.G1                        0.660  
SLICE_X3Y69.YQ                    SLICE_X0Y69.G1                        1.115  
SLICE_X3Y69.YQ                    SLICE_X0Y79.G1                        1.672  
SLICE_X3Y69.YQ                    SLICE_X3Y70.F4                        0.539  
SLICE_X3Y69.YQ                    SLICE_X3Y70.G4                        0.541  
SLICE_X3Y69.YQ                    SLICE_X3Y69.F4                        0.543  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.766ns.
--------------------------------------------------------------------------------
Slack:                  4.624ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<5>
Report:    1.766ns delay meets   6.390ns timing constraint by 4.624ns
From                              To                                Delay(ns)
SLICE_X3Y69.XQ                    SLICE_X0Y71.G2                        0.628  
SLICE_X3Y69.XQ                    SLICE_X2Y79.G2                        1.488  
SLICE_X3Y69.XQ                    SLICE_X2Y69.G2                        0.735  
SLICE_X3Y69.XQ                    SLICE_X2Y77.G2                        1.251  
SLICE_X3Y69.XQ                    SLICE_X0Y77.G2                        1.766  
SLICE_X3Y69.XQ                    SLICE_X2Y71.G2                        0.645  
SLICE_X3Y69.XQ                    SLICE_X0Y69.G2                        0.735  
SLICE_X3Y69.XQ                    SLICE_X0Y79.G2                        1.766  
SLICE_X3Y69.XQ                    SLICE_X3Y70.F2                        0.670  
SLICE_X3Y69.XQ                    SLICE_X3Y70.G2                        0.652  
SLICE_X3Y69.XQ                    SLICE_X3Y69.F3                        0.657  
SLICE_X3Y69.XQ                    SLICE_X3Y69.G3                        0.689  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.801ns.
--------------------------------------------------------------------------------
Slack:                  4.589ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<6>
Report:    1.801ns delay meets   6.390ns timing constraint by 4.589ns
From                              To                                Delay(ns)
SLICE_X3Y70.YQ                    SLICE_X0Y71.G3                        0.886  
SLICE_X3Y70.YQ                    SLICE_X2Y79.G3                        1.238  
SLICE_X3Y70.YQ                    SLICE_X2Y69.G3                        0.648  
SLICE_X3Y70.YQ                    SLICE_X2Y77.G3                        1.219  
SLICE_X3Y70.YQ                    SLICE_X0Y77.G3                        1.801  
SLICE_X3Y70.YQ                    SLICE_X2Y71.G3                        1.432  
SLICE_X3Y70.YQ                    SLICE_X0Y69.G3                        1.160  
SLICE_X3Y70.YQ                    SLICE_X0Y79.G3                        1.245  
SLICE_X3Y70.YQ                    SLICE_X3Y70.F3                        0.615  
SLICE_X3Y70.YQ                    SLICE_X3Y70.G3                        0.647  
SLICE_X3Y70.YQ                    SLICE_X3Y69.F2                        0.727  
SLICE_X3Y70.YQ                    SLICE_X3Y69.G4                        0.598  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>" 
MAXDELAY = 6.39         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.226ns.
--------------------------------------------------------------------------------
Slack:                  5.164ns INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr<7>
Report:    1.226ns delay meets   6.390ns timing constraint by 5.164ns
From                              To                                Delay(ns)
SLICE_X3Y70.XQ                    SLICE_X0Y71.G4                        0.555  
SLICE_X3Y70.XQ                    SLICE_X2Y79.G4                        1.207  
SLICE_X3Y70.XQ                    SLICE_X2Y69.G4                        0.627  
SLICE_X3Y70.XQ                    SLICE_X2Y77.G4                        0.825  
SLICE_X3Y70.XQ                    SLICE_X0Y77.G4                        1.113  
SLICE_X3Y70.XQ                    SLICE_X2Y71.G4                        0.686  
SLICE_X3Y70.XQ                    SLICE_X0Y69.G4                        1.226  
SLICE_X3Y70.XQ                    SLICE_X0Y79.G4                        1.212  
SLICE_X3Y70.XQ                    SLICE_X3Y70.F1                        0.753  
SLICE_X3Y70.XQ                    SLICE_X3Y70.G1                        0.766  
SLICE_X3Y70.XQ                    SLICE_X3Y69.F1                        0.694  
SLICE_X3Y70.XQ                    SLICE_X3Y69.G1                        0.707  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.552ns.
--------------------------------------------------------------------------------
Slack:                  0.028ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<0>
Report:    0.552ns delay meets   0.580ns timing constraint by 0.028ns
From                              To                                Delay(ns)
K3.I                              SLICE_X0Y54.F3                        0.399  
K3.I                              SLICE_X0Y54.G4                        0.463  
K3.I                              SLICE_X0Y55.F4                        0.417  
K3.I                              SLICE_X0Y55.G4                        0.463  
K3.I                              SLICE_X2Y54.F3                        0.412  
K3.I                              SLICE_X2Y54.G3                        0.413  
K3.I                              SLICE_X2Y55.F4                        0.426  
K3.I                              SLICE_X2Y55.G3                        0.413  
K3.I                              SLICE_X3Y54.G2                        0.474  
K3.I                              SLICE_X1Y54.G3                        0.472  
K3.I                              SLICE_X3Y55.G1                        0.552  
K3.I                              SLICE_X1Y55.G3                        0.472  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>" MAXDELAY 
= 0.58 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.553ns.
--------------------------------------------------------------------------------
Slack:                  0.027ns INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in<1>
Report:    0.553ns delay meets   0.580ns timing constraint by 0.027ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G1                        0.553  
K6.I                              SLICE_X1Y75.G1                        0.543  
K6.I                              SLICE_X3Y74.G2                        0.485  
K6.I                              SLICE_X1Y74.G3                        0.424  
K6.I                              SLICE_X0Y74.F3                        0.412  
K6.I                              SLICE_X0Y74.G3                        0.413  
K6.I                              SLICE_X0Y75.F3                        0.412  
K6.I                              SLICE_X0Y75.G4                        0.463  
K6.I                              SLICE_X2Y74.F4                        0.427  
K6.I                              SLICE_X2Y74.G3                        0.424  
K6.I                              SLICE_X2Y75.F4                        0.427  
K6.I                              SLICE_X2Y75.G3                        0.424  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.035ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.190ns timing constraint by 0.035ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.190ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.085ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.190ns timing constraint by 0.085ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.190ns timing constraint by 0.025ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.19 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  0.004ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Report:    0.186ns delay meets   0.190ns timing constraint by 0.004ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay5"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.074ns.
--------------------------------------------------------------------------------
Slack:                  0.126ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5
Report:    0.074ns delay meets   0.200ns timing constraint by 0.126ns
From                              To                                Delay(ns)
SLICE_X1Y66.Y                     SLICE_X0Y67.F2                        0.074  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div"        
 MAXDELAY = 3.007 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.219ns.
--------------------------------------------------------------------------------
Slack:                  1.788ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div
Report:    1.219ns delay meets   3.007ns timing constraint by 1.788ns
From                              To                                Delay(ns)
SLICE_X0Y67.X                     SLICE_X3Y72.F1                        0.849  
SLICE_X0Y67.X                     SLICE_X3Y72.G1                        0.862  
SLICE_X0Y67.X                     SLICE_X3Y53.F1                        1.206  
SLICE_X0Y67.X                     SLICE_X3Y53.G1                        1.219  
SLICE_X0Y67.X                     SLICE_X1Y72.BY                        0.960  
SLICE_X0Y67.X                     SLICE_X1Y53.BY                        1.088  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay3"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3
Report:    0.155ns delay meets   0.200ns timing constraint by 0.045ns
From                              To                                Delay(ns)
SLICE_X1Y67.Y                     SLICE_X0Y66.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay4"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.046ns.
--------------------------------------------------------------------------------
Slack:                  0.154ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4
Report:    0.046ns delay meets   0.200ns timing constraint by 0.154ns
From                              To                                Delay(ns)
SLICE_X0Y66.X                     SLICE_X1Y66.G4                        0.046  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay1"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.044ns.
--------------------------------------------------------------------------------
Slack:                  0.156ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1
Report:    0.044ns delay meets   0.200ns timing constraint by 0.156ns
From                              To                                Delay(ns)
SLICE_X1Y66.X                     SLICE_X0Y67.G3                        0.044  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/
delay2"         MAXDELAY = 0.2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.095ns INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2
Report:    0.105ns delay meets   0.200ns timing constraint by 0.095ns
From                              To                                Delay(ns)
SLICE_X0Y67.Y                     SLICE_X1Y67.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>" MAXDELAY      
   = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>"         
MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: INST_DDR2_RAM_CORE/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = 
PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4435 paths analyzed, 1507 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.402ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/mmu_data_in_21 (SLICE_X4Y48.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/i_valid (FF)
  Destination:          INST_MMU/mmu_data_in_21 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.579 - 0.694)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/i_valid to INST_MMU/mmu_data_in_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/i_valid
                                                       INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X4Y42.G3       net (fanout=1)        0.364   INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X4Y42.Y        Tilo                  0.707   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not000111
    SLICE_X4Y42.F4       net (fanout=3)        0.094   INST_MMU/i_busy_not0001
    SLICE_X4Y42.X        Tilo                  0.692   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not00012
    SLICE_X4Y48.CE       net (fanout=16)       0.787   INST_MMU/mmu_data_in_not0001
    SLICE_X4Y48.CLK      Tceck                 0.311   INST_MMU/mmu_data_in<21>
                                                       INST_MMU/mmu_data_in_21
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (2.341ns logic, 1.245ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/i_busy (FF)
  Destination:          INST_MMU/mmu_data_in_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.579 - 0.697)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/i_busy to INST_MMU/mmu_data_in_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.XQ       Tcko                  0.631   INST_MMU/i_busy
                                                       INST_MMU/i_busy
    SLICE_X4Y42.G1       net (fanout=8)        1.882   INST_MMU/i_busy
    SLICE_X4Y42.Y        Tilo                  0.707   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not000111
    SLICE_X4Y42.F4       net (fanout=3)        0.094   INST_MMU/i_busy_not0001
    SLICE_X4Y42.X        Tilo                  0.692   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not00012
    SLICE_X4Y48.CE       net (fanout=16)       0.787   INST_MMU/mmu_data_in_not0001
    SLICE_X4Y48.CLK      Tceck                 0.311   INST_MMU/mmu_data_in<21>
                                                       INST_MMU/mmu_data_in_21
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (2.341ns logic, 2.763ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/i_ackwait_1 (FF)
  Destination:          INST_MMU/mmu_data_in_21 (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.369ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.579 - 0.725)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/i_ackwait_1 to INST_MMU/mmu_data_in_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.XQ       Tcko                  0.591   INST_MMU/i_ackwait<1>
                                                       INST_MMU/i_ackwait_1
    SLICE_X4Y42.G2       net (fanout=4)        1.187   INST_MMU/i_ackwait<1>
    SLICE_X4Y42.Y        Tilo                  0.707   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not000111
    SLICE_X4Y42.F4       net (fanout=3)        0.094   INST_MMU/i_busy_not0001
    SLICE_X4Y42.X        Tilo                  0.692   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not00012
    SLICE_X4Y48.CE       net (fanout=16)       0.787   INST_MMU/mmu_data_in_not0001
    SLICE_X4Y48.CLK      Tceck                 0.311   INST_MMU/mmu_data_in<21>
                                                       INST_MMU/mmu_data_in_21
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (2.301ns logic, 2.068ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/mmu_data_in_20 (SLICE_X4Y48.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/i_valid (FF)
  Destination:          INST_MMU/mmu_data_in_20 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (0.579 - 0.694)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/i_valid to INST_MMU/mmu_data_in_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/i_valid
                                                       INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X4Y42.G3       net (fanout=1)        0.364   INST_MMU/INST_DDR2_Control_VHDL/i_valid
    SLICE_X4Y42.Y        Tilo                  0.707   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not000111
    SLICE_X4Y42.F4       net (fanout=3)        0.094   INST_MMU/i_busy_not0001
    SLICE_X4Y42.X        Tilo                  0.692   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not00012
    SLICE_X4Y48.CE       net (fanout=16)       0.787   INST_MMU/mmu_data_in_not0001
    SLICE_X4Y48.CLK      Tceck                 0.311   INST_MMU/mmu_data_in<21>
                                                       INST_MMU/mmu_data_in_20
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (2.341ns logic, 1.245ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/i_busy (FF)
  Destination:          INST_MMU/mmu_data_in_20 (FF)
  Requirement:          7.518ns
  Data Path Delay:      5.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.579 - 0.697)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/i_busy to INST_MMU/mmu_data_in_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.XQ       Tcko                  0.631   INST_MMU/i_busy
                                                       INST_MMU/i_busy
    SLICE_X4Y42.G1       net (fanout=8)        1.882   INST_MMU/i_busy
    SLICE_X4Y42.Y        Tilo                  0.707   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not000111
    SLICE_X4Y42.F4       net (fanout=3)        0.094   INST_MMU/i_busy_not0001
    SLICE_X4Y42.X        Tilo                  0.692   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not00012
    SLICE_X4Y48.CE       net (fanout=16)       0.787   INST_MMU/mmu_data_in_not0001
    SLICE_X4Y48.CLK      Tceck                 0.311   INST_MMU/mmu_data_in<21>
                                                       INST_MMU/mmu_data_in_20
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (2.341ns logic, 2.763ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/i_ackwait_1 (FF)
  Destination:          INST_MMU/mmu_data_in_20 (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.369ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.579 - 0.725)
  Source Clock:         clk_tb rising at 0.000ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/i_ackwait_1 to INST_MMU/mmu_data_in_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y36.XQ       Tcko                  0.591   INST_MMU/i_ackwait<1>
                                                       INST_MMU/i_ackwait_1
    SLICE_X4Y42.G2       net (fanout=4)        1.187   INST_MMU/i_ackwait<1>
    SLICE_X4Y42.Y        Tilo                  0.707   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not000111
    SLICE_X4Y42.F4       net (fanout=3)        0.094   INST_MMU/i_busy_not0001
    SLICE_X4Y42.X        Tilo                  0.692   INST_MMU/mmu_data_in_not0001
                                                       INST_MMU/mmu_data_in_not00012
    SLICE_X4Y48.CE       net (fanout=16)       0.787   INST_MMU/mmu_data_in_not0001
    SLICE_X4Y48.CLK      Tceck                 0.311   INST_MMU/mmu_data_in<21>
                                                       INST_MMU/mmu_data_in_20
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (2.301ns logic, 2.068ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/mmu_data_in_30 (SLICE_X4Y45.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/data_out_30 (FF)
  Destination:          INST_MMU/mmu_data_in_30 (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.635ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (0.631 - 0.688)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/data_out_30 to INST_MMU/mmu_data_in_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/data_out<31>
                                                       INST_MMU/INST_DDR2_Control_VHDL/data_out_30
    SLICE_X4Y45.BY       net (fanout=1)        2.573   INST_MMU/INST_DDR2_Control_VHDL/data_out<30>
    SLICE_X4Y45.CLK      Tdick                 0.386   INST_MMU/mmu_data_in<31>
                                                       INST_MMU/mmu_data_in_30
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.062ns logic, 2.573ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E (SLICE_X2Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_7 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.047 - 0.041)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_7 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y0.XQ        Tcko                  0.473   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_7
    SLICE_X2Y0.BX        net (fanout=1)        0.343   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
    SLICE_X2Y0.CLK       Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.327ns logic, 0.343ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_4/SRL16E (SLICE_X2Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_16 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_16 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y3.YQ        Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/input_adress<17>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_16
    SLICE_X2Y3.BY        net (fanout=1)        0.361   INST_MMU/INST_DDR2_Control_VHDL/input_adress<16>
    SLICE_X2Y3.CLK       Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/controller0/row_address_reg<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_row_address_reg_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.338ns logic, 0.361ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E (SLICE_X2Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/input_adress_6 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.047 - 0.041)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk_tb falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/input_adress_6 to INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y0.YQ        Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/input_adress<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/input_adress_6
    SLICE_X2Y0.BY        net (fanout=1)        0.361   INST_MMU/INST_DDR2_Control_VHDL/input_adress<6>
    SLICE_X2Y0.CLK       Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/controller0/column_address_reg<5>
                                                       INST_DDR2_RAM_CORE/top_00/controller0/Mshreg_column_address_reg_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.338ns logic, 0.361ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk0dcm" TS_SYS_CLK
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/w_command_register<2>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/w_command_register_2/SR
  Location pin: SLICE_X4Y32.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/w_command_register<2>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/w_command_register_2/SR
  Location pin: SLICE_X4Y32.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/data_out<11>/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/data_out_11/SR
  Location pin: SLICE_X8Y67.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm 
= PERIOD TIMEGRP         
"INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK         
PHASE 1.879675 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 873 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.468ns.
--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1 (SLICE_X2Y49.G1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_DDR2_RAM_CORE/top_00/controller0/ACK_REG_INST1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1 (FF)
  Requirement:          5.638ns
  Data Path Delay:      5.314ns (Levels of Logic = 1)
  Clock Path Skew:      -0.287ns (1.510 - 1.797)
  Source Clock:         clk_tb falling at 3.759ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_DDR2_RAM_CORE/top_00/controller0/ACK_REG_INST1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.YQ        Tcko                  0.676   user_cmd_ack
                                                       INST_DDR2_RAM_CORE/top_00/controller0/ACK_REG_INST1
    SLICE_X2Y49.G1       net (fanout=11)       3.821   user_cmd_ack
    SLICE_X2Y49.CLK      Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1-In1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Read_VHDL/STATE_RB_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (1.493ns logic, 3.821ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (SLICE_X18Y61.G3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.403ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.558 - 0.703)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X1Y32.G1       net (fanout=3)        0.639   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X1Y32.X        Tif5x                 0.924   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X18Y61.G3      net (fanout=32)       3.347   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X18Y61.CLK     Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<7>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (2.417ns logic, 3.986ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.340ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (0.558 - 0.692)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.YQ       Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X1Y32.BX       net (fanout=3)        0.840   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X1Y32.X        Tbxx                  0.756   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X18Y61.G3      net (fanout=32)       3.347   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X18Y61.CLK     Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<7>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.340ns (2.153ns logic, 4.187ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.152ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.558 - 0.703)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X1Y32.G4       net (fanout=3)        0.433   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X1Y32.X        Tif5x                 0.924   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X18Y61.G3      net (fanout=32)       3.347   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X18Y61.CLK     Tgck                  0.817   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<7>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (2.372ns logic, 3.780ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25 (SLICE_X18Y61.F3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.558 - 0.703)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.YQ       Tcko                  0.676   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X1Y32.G1       net (fanout=3)        0.639   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1
    SLICE_X1Y32.X        Tif5x                 0.924   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X18Y61.F3      net (fanout=32)       3.346   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X18Y61.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<6>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (2.402ns logic, 3.985ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.324ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (0.558 - 0.692)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.YQ       Tcko                  0.580   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X1Y32.BX       net (fanout=3)        0.840   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd5
    SLICE_X1Y32.X        Tbxx                  0.756   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X18Y61.F3      net (fanout=32)       3.346   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X18Y61.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<6>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (2.138ns logic, 4.186ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 (FF)
  Destination:          INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (0.558 - 0.703)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2 to INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y33.XQ       Tcko                  0.631   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X1Y32.G4       net (fanout=3)        0.433   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2
    SLICE_X1Y32.X        Tif5x                 0.924   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or00001
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000_f5
    SLICE_X18Y61.F3      net (fanout=32)       3.346   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_or0000
    SLICE_X18Y61.CLK     Tfck                  0.802   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<25>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_mux0000<6>1
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_25
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (2.357ns logic, 3.779ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_7/SRL16E (SLICE_X0Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_7 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_7/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.146ns (0.766 - 0.620)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_7 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_7/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.XQ       Tcko                  0.505   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_7
    SLICE_X0Y48.BX       net (fanout=2)        0.408   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<7>
    SLICE_X0Y48.CLK      Tdh         (-Th)     0.146   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<7>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_7/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.359ns logic, 0.408ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (SLICE_X2Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.528 - 0.479)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.YQ       Tcko                  0.464   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<5>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_4
    SLICE_X2Y24.BY       net (fanout=2)        0.381   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<4>
    SLICE_X2Y24.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<5>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.338ns logic, 0.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_6/SRL16E (SLICE_X0Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_6 (FF)
  Destination:          INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_6/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 1)
  Clock Path Skew:      0.146ns (0.766 - 0.620)
  Source Clock:         clk90_tb rising at 1.879ns
  Destination Clock:    clk90_tb rising at 1.879ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_6 to INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_6/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.YQ       Tcko                  0.541   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<7>
                                                       INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data_6
    SLICE_X0Y48.BY       net (fanout=2)        0.408   INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/input_data<6>
    SLICE_X0Y48.CLK      Tdh         (-Th)     0.126   INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/write_data90_2<7>
                                                       INST_DDR2_RAM_CORE/top_00/data_path0/data_write0/Mshreg_write_data90_2_6/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.415ns logic, 0.408ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP
        "INST_DDR2_RAM_CORE_infrastructure_top0_clk_dcm0_clk90dcm" TS_SYS_CLK
        PHASE 1.879675 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Location pin: SLICE_X0Y33.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Location pin: SLICE_X0Y33.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------
Slack: 4.314ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd2/SR
  Logical resource: INST_MMU/INST_DDR2_Control_VHDL/INST_DDR2_Write_VHDL/STATE_WB_FSM_FFd1/SR
  Location pin: SLICE_X0Y33.SR
  Clock network: INST_DDR2_RAM_CORE/infrastructure_top0/user_rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.519ns|      4.800ns|      7.468ns|            0|            0|            0|         5308|
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.402ns|          N/A|            0|            0|         4435|            0|
| ucture_top0_clk_dcm0_clk0dcm  |             |             |             |             |             |             |             |
| TS_INST_DDR2_RAM_CORE_infrastr|      7.519ns|      7.468ns|          N/A|            0|            0|          873|            0|
| ucture_top0_clk_dcm0_clk90dcm |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKB_130M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    6.992|    5.601|    3.540|    7.196|
clk_50mhz      |    6.992|    5.601|    3.540|    7.196|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB_130M      |    6.992|    5.601|    3.540|    7.196|
clk_50mhz      |    6.992|    5.601|    3.540|    7.196|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 24  (Setup/Max: 24, Hold: 0)

Constraints cover 5308 paths, 52 nets, and 3228 connections

Design statistics:
   Minimum period:   7.468ns{1}   (Maximum frequency: 133.905MHz)
   Maximum net delay:   2.211ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 07 12:24:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



