<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: Timer Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__tmr__registers.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">Timer Registers<div class="ingroups"><a class="el" href="group__tmr.html">Timers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Hardware interface definitions for the Timer Peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__TMR__Register__Offsets"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__Register__Offsets.html">Register Offsets</a></td></tr>
<tr class="memdesc:group__TMR__Register__Offsets"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Register Offsets from the Timer[n] Base Peripheral Address, where n is between 0 and <a class="el" href="group__tmr__registers.html#ga94298c3948723f67928ed7bc5504029e" title="Define for the number of timers on the MAX3263X. ">MXC_CFG_TMR_INSTANCES</a> for the MAX3263X. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__CTRL__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__CTRL__Register.html">TMR_CTRL Register</a></td></tr>
<tr class="memdesc:group__TMR__CTRL__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the TMR_CTRL register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__COUNT16__0__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__COUNT16__0__Register.html">TMR_COUNT16_0 Register</a></td></tr>
<tr class="memdesc:group__TMR__COUNT16__0__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the TMR_COUNT16_0 register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__TERM__CNT16__0__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__TERM__CNT16__0__Register.html">TMR_TERM_CNT16_0 Register</a></td></tr>
<tr class="memdesc:group__TMR__TERM__CNT16__0__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the TMR_TERM_CNT16_0 register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__COUNT16__1____Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__COUNT16__1____Register.html">_TMR_COUNT16_1_ Register</a></td></tr>
<tr class="memdesc:group__TMR__COUNT16__1____Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the <em>TMR_COUNT16_1</em> register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__TERM__CNT16__1__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__TERM__CNT16__1__Register.html">TMR_TERM_CNT16_1 Register</a></td></tr>
<tr class="memdesc:group__TMR__TERM__CNT16__1__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the TMR_TERM_CNT16_1 register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__INTFL__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__INTFL__Register.html">TMR_INTFL Register</a></td></tr>
<tr class="memdesc:group__TMR__INTFL__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the TMR_INTFL register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__TMR__INTEN__Register"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TMR__INTEN__Register.html">TMR_INTEN Register</a></td></tr>
<tr class="memdesc:group__TMR__INTEN__Register"><td class="mdescLeft">&#160;</td><td class="mdescRight">Field Positions and Bit Masks for the TMR_INTEN register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the Timer Registers, see <a class="el" href="group__tmr__registers.html#gaaa104771cc9bcb7cb36d3314058a24ba" title="Macro to return a pointer to the mxc_tmr_regs_t structure for a given Timer Instance. ">MXC_TMR_GET_TMR(i)</a> to get a pointer to the Timer[i] register structure.  <a href="structmxc__tmr__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94298c3948723f67928ed7bc5504029e"><td class="memItemLeft" align="right" valign="top"><a id="ga94298c3948723f67928ed7bc5504029e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga94298c3948723f67928ed7bc5504029e">MXC_CFG_TMR_INSTANCES</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga94298c3948723f67928ed7bc5504029e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define for the number of timers on the MAX3263X. <br /></td></tr>
<tr class="separator:ga94298c3948723f67928ed7bc5504029e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0649505196e86e83914ac7ef4a2c70d9"><td class="memItemLeft" align="right" valign="top"><a id="ga0649505196e86e83914ac7ef4a2c70d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga0649505196e86e83914ac7ef4a2c70d9">MXC_BASE_TMR0</a>&#160;&#160;&#160;((uint32_t)0x4000B000UL)</td></tr>
<tr class="memdesc:ga0649505196e86e83914ac7ef4a2c70d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address for Timer 0. <br /></td></tr>
<tr class="separator:ga0649505196e86e83914ac7ef4a2c70d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c29e04132e75ed5f6c38821ddd7f774"><td class="memItemLeft" align="right" valign="top"><a id="ga1c29e04132e75ed5f6c38821ddd7f774"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga1c29e04132e75ed5f6c38821ddd7f774">MXC_TMR0</a>&#160;&#160;&#160;((<a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a> *)<a class="el" href="group__tmr__registers.html#ga0649505196e86e83914ac7ef4a2c70d9">MXC_BASE_TMR0</a>)</td></tr>
<tr class="memdesc:ga1c29e04132e75ed5f6c38821ddd7f774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure representing Timer 0. <br /></td></tr>
<tr class="separator:ga1c29e04132e75ed5f6c38821ddd7f774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a28f341d71a08e7049154f09d1a846a"><td class="memItemLeft" align="right" valign="top"><a id="ga3a28f341d71a08e7049154f09d1a846a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga3a28f341d71a08e7049154f09d1a846a">MXC_BASE_TMR1</a>&#160;&#160;&#160;((uint32_t)0x4000C000UL)</td></tr>
<tr class="memdesc:ga3a28f341d71a08e7049154f09d1a846a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address for Timer 1. <br /></td></tr>
<tr class="separator:ga3a28f341d71a08e7049154f09d1a846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e689503a66e15ec39c41c7120361e4"><td class="memItemLeft" align="right" valign="top"><a id="gab2e689503a66e15ec39c41c7120361e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gab2e689503a66e15ec39c41c7120361e4">MXC_TMR1</a>&#160;&#160;&#160;((<a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a> *)<a class="el" href="group__tmr__registers.html#ga3a28f341d71a08e7049154f09d1a846a">MXC_BASE_TMR1</a>)</td></tr>
<tr class="memdesc:gab2e689503a66e15ec39c41c7120361e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure representing Timer 1. <br /></td></tr>
<tr class="separator:gab2e689503a66e15ec39c41c7120361e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3578078e23c22599a5feaea5f833495"><td class="memItemLeft" align="right" valign="top"><a id="gac3578078e23c22599a5feaea5f833495"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gac3578078e23c22599a5feaea5f833495">MXC_BASE_TMR2</a>&#160;&#160;&#160;((uint32_t)0x4000D000UL)</td></tr>
<tr class="memdesc:gac3578078e23c22599a5feaea5f833495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address for Timer 2. <br /></td></tr>
<tr class="separator:gac3578078e23c22599a5feaea5f833495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8449e98a526506ceabb8a1fefa1276ef"><td class="memItemLeft" align="right" valign="top"><a id="ga8449e98a526506ceabb8a1fefa1276ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga8449e98a526506ceabb8a1fefa1276ef">MXC_TMR2</a>&#160;&#160;&#160;((<a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a> *)<a class="el" href="group__tmr__registers.html#gac3578078e23c22599a5feaea5f833495">MXC_BASE_TMR2</a>)</td></tr>
<tr class="memdesc:ga8449e98a526506ceabb8a1fefa1276ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure representing Timer 2. <br /></td></tr>
<tr class="separator:ga8449e98a526506ceabb8a1fefa1276ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c6b3fd486001dea33030f6598d40fb"><td class="memItemLeft" align="right" valign="top"><a id="ga76c6b3fd486001dea33030f6598d40fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga76c6b3fd486001dea33030f6598d40fb">MXC_BASE_TMR3</a>&#160;&#160;&#160;((uint32_t)0x4000E000UL)</td></tr>
<tr class="memdesc:ga76c6b3fd486001dea33030f6598d40fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address for Timer 3. <br /></td></tr>
<tr class="separator:ga76c6b3fd486001dea33030f6598d40fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f7886f5d43e443a02f53c725d07ef3"><td class="memItemLeft" align="right" valign="top"><a id="gaa1f7886f5d43e443a02f53c725d07ef3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gaa1f7886f5d43e443a02f53c725d07ef3">MXC_TMR3</a>&#160;&#160;&#160;((<a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a> *)<a class="el" href="group__tmr__registers.html#ga76c6b3fd486001dea33030f6598d40fb">MXC_BASE_TMR3</a>)</td></tr>
<tr class="memdesc:gaa1f7886f5d43e443a02f53c725d07ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure representing Timer 3. <br /></td></tr>
<tr class="separator:gaa1f7886f5d43e443a02f53c725d07ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf6f29a461945671c823c6e815d0875"><td class="memItemLeft" align="right" valign="top"><a id="gacaf6f29a461945671c823c6e815d0875"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gacaf6f29a461945671c823c6e815d0875">MXC_BASE_TMR4</a>&#160;&#160;&#160;((uint32_t)0x4000F000UL)</td></tr>
<tr class="memdesc:gacaf6f29a461945671c823c6e815d0875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address for Timer 4. <br /></td></tr>
<tr class="separator:gacaf6f29a461945671c823c6e815d0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ec9f0c73ca6734fbbeaffa7c452def"><td class="memItemLeft" align="right" valign="top"><a id="ga36ec9f0c73ca6734fbbeaffa7c452def"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga36ec9f0c73ca6734fbbeaffa7c452def">MXC_TMR4</a>&#160;&#160;&#160;((<a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a> *)<a class="el" href="group__tmr__registers.html#gacaf6f29a461945671c823c6e815d0875">MXC_BASE_TMR4</a>)</td></tr>
<tr class="memdesc:ga36ec9f0c73ca6734fbbeaffa7c452def"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure representing Timer 4. <br /></td></tr>
<tr class="separator:ga36ec9f0c73ca6734fbbeaffa7c452def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12d3c1f5e61ff03fc7e1f2f4165d7e9"><td class="memItemLeft" align="right" valign="top"><a id="gac12d3c1f5e61ff03fc7e1f2f4165d7e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gac12d3c1f5e61ff03fc7e1f2f4165d7e9">MXC_BASE_TMR5</a>&#160;&#160;&#160;((uint32_t)0x40010000UL)</td></tr>
<tr class="memdesc:gac12d3c1f5e61ff03fc7e1f2f4165d7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address for Timer 5. <br /></td></tr>
<tr class="separator:gac12d3c1f5e61ff03fc7e1f2f4165d7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c35e41ddc642ae6c7b89800c510839"><td class="memItemLeft" align="right" valign="top"><a id="ga61c35e41ddc642ae6c7b89800c510839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga61c35e41ddc642ae6c7b89800c510839">MXC_TMR5</a>&#160;&#160;&#160;((<a class="el" href="structmxc__tmr__regs__t.html">mxc_tmr_regs_t</a> *)<a class="el" href="group__tmr__registers.html#gac12d3c1f5e61ff03fc7e1f2f4165d7e9">MXC_BASE_TMR5</a>)</td></tr>
<tr class="memdesc:ga61c35e41ddc642ae6c7b89800c510839"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure representing Timer 5. <br /></td></tr>
<tr class="separator:ga61c35e41ddc642ae6c7b89800c510839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66752e4ee777ab0b1c469bb379c0b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gab66752e4ee777ab0b1c469bb379c0b72">MXC_TMR_GET_IRQ_32</a>(i)</td></tr>
<tr class="memdesc:gab66752e4ee777ab0b1c469bb379c0b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that returns an <a class="el" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8" title="MAX3263X Nested Interrupt Vector Table (NVIC). ">IRQn_Type</a> for the requested 32-bit timer interrupt.  <a href="#gab66752e4ee777ab0b1c469bb379c0b72">More...</a><br /></td></tr>
<tr class="separator:gab66752e4ee777ab0b1c469bb379c0b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37609e7a6279a22cb49d5a7af43a9343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga37609e7a6279a22cb49d5a7af43a9343">MXC_TMR_GET_IRQ_16</a>(i)</td></tr>
<tr class="memdesc:ga37609e7a6279a22cb49d5a7af43a9343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that returns an IRQn_Type for the requested 16-bit timer interrupt number.  <a href="#ga37609e7a6279a22cb49d5a7af43a9343">More...</a><br /></td></tr>
<tr class="separator:ga37609e7a6279a22cb49d5a7af43a9343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e49cdeb35d716a1a6c1482731fc409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga38e49cdeb35d716a1a6c1482731fc409">MXC_TMR_GET_BASE</a>(i)</td></tr>
<tr class="memdesc:ga38e49cdeb35d716a1a6c1482731fc409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to return the base address for a given Timer index number.  <a href="#ga38e49cdeb35d716a1a6c1482731fc409">More...</a><br /></td></tr>
<tr class="separator:ga38e49cdeb35d716a1a6c1482731fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa104771cc9bcb7cb36d3314058a24ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#gaaa104771cc9bcb7cb36d3314058a24ba">MXC_TMR_GET_TMR</a>(i)</td></tr>
<tr class="memdesc:gaaa104771cc9bcb7cb36d3314058a24ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to return a pointer to the <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure for a given Timer Instance.  <a href="#gaaa104771cc9bcb7cb36d3314058a24ba">More...</a><br /></td></tr>
<tr class="separator:gaaa104771cc9bcb7cb36d3314058a24ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3114527567f8981ca45fdc13396849dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tmr__registers.html#ga3114527567f8981ca45fdc13396849dd">MXC_TMR_GET_IDX</a>(p)</td></tr>
<tr class="memdesc:ga3114527567f8981ca45fdc13396849dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to return the index number for a given pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure.  <a href="#ga3114527567f8981ca45fdc13396849dd">More...</a><br /></td></tr>
<tr class="separator:ga3114527567f8981ca45fdc13396849dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Definitions for the Hardware Access Layer of the Timer Peripherals. Includes:</p><ul>
<li>Registers</li>
<li>Fields<ul>
<li>Positions</li>
<li>Values</li>
<li>Masks </li>
</ul>
</li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab66752e4ee777ab0b1c469bb379c0b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66752e4ee777ab0b1c469bb379c0b72">&sect;&nbsp;</a></span>MXC_TMR_GET_IRQ_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_TMR_GET_IRQ_32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)((i) == 0 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a> :     \</div><div class="line">                                                     (i) == 1 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a> :     \</div><div class="line">                                                     (i) == 2 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a> :     \</div><div class="line">                                                     (i) == 3 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a> :     \</div><div class="line">                                                     (i) == 4 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a> :     \</div><div class="line">                                                     (i) == 5 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a> : 0)</div><div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a></div><div class="ttdoc">Timer 3 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:211</div></div>
<div class="ttc" id="group__nvic__table_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">MAX3263X Nested Interrupt Vector Table (NVIC). </div><div class="ttdef"><b>Definition:</b> max3263x.h:173</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a></div><div class="ttdoc">Timer 5 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:215</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a></div><div class="ttdoc">Timer 4 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:213</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a></div><div class="ttdoc">Timer 0 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:205</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a></div><div class="ttdoc">Timer 2 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:209</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a></div><div class="ttdoc">Timer 1 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:207</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga37609e7a6279a22cb49d5a7af43a9343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37609e7a6279a22cb49d5a7af43a9343">&sect;&nbsp;</a></span>MXC_TMR_GET_IRQ_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_TMR_GET_IRQ_16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)((i) == 0  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a> :    \</div><div class="line">                                                     (i) == 1  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a> :    \</div><div class="line">                                                     (i) == 2  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a> :    \</div><div class="line">                                                     (i) == 3  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a> :    \</div><div class="line">                                                     (i) == 4  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a> :    \</div><div class="line">                                                     (i) == 5  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a> :    \</div><div class="line">                                                     (i) == 6  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2">TMR0_1_IRQn</a> :    \</div><div class="line">                                                     (i) == 7  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f">TMR1_1_IRQn</a> :    \</div><div class="line">                                                     (i) == 8  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84">TMR2_1_IRQn</a> :    \</div><div class="line">                                                     (i) == 9  ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e">TMR3_1_IRQn</a> :    \</div><div class="line">                                                     (i) == 10 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468">TMR4_1_IRQn</a> :    \</div><div class="line">                                                     (i) == 11 ? <a class="code" href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5">TMR5_1_IRQn</a> : 0)</div><div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8ed56a62e489a770a7d1c189d0cff7d2">TMR3_0_IRQn</a></div><div class="ttdoc">Timer 3 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:211</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a75b6e121d96a558f8b0dc8aa3d4b3468">TMR4_1_IRQn</a></div><div class="ttdoc">Timer 4 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:214</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b600e091853cf345af5d06c396666f">TMR1_1_IRQn</a></div><div class="ttdoc">Timer 1 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:208</div></div>
<div class="ttc" id="group__nvic__table_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__nvic__table.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">MAX3263X Nested Interrupt Vector Table (NVIC). </div><div class="ttdef"><b>Definition:</b> max3263x.h:173</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff2be2187b19d1b66692e29b605ddc2a">TMR5_0_IRQn</a></div><div class="ttdoc">Timer 5 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:215</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa346d866dcb22fff423265a61da46e2">TMR0_1_IRQn</a></div><div class="ttdoc">Timer 0 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:206</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ba9a9d87f876358c127b307121f57bf">TMR4_0_IRQn</a></div><div class="ttdoc">Timer 4 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:213</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae44d72e52c6cce8006f41f4c304cf5">TMR0_0_IRQn</a></div><div class="ttdoc">Timer 0 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:205</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6afc083a61300e3fff5890f567fed84">TMR2_1_IRQn</a></div><div class="ttdoc">Timer 2 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:210</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a65b4e84e1a9b5c2d0c50b8902371d89d">TMR2_0_IRQn</a></div><div class="ttdoc">Timer 2 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:209</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a955a66dca9561e17ce26a64762a2f03e">TMR3_1_IRQn</a></div><div class="ttdoc">Timer 3 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:212</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6c6c3d0286ca04162a6197973595627">TMR1_0_IRQn</a></div><div class="ttdoc">Timer 1 (32-bit, 16-bit #0) </div><div class="ttdef"><b>Definition:</b> max3263x.h:207</div></div>
<div class="ttc" id="group__nvic__table_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5"><div class="ttname"><a href="group__nvic__table.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2531b3618518a0779b8447c7da328ce5">TMR5_1_IRQn</a></div><div class="ttdoc">Timer 5 (16-bit #1) </div><div class="ttdef"><b>Definition:</b> max3263x.h:216</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga38e49cdeb35d716a1a6c1482731fc409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e49cdeb35d716a1a6c1482731fc409">&sect;&nbsp;</a></span>MXC_TMR_GET_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_TMR_GET_BASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((i) == 0 ? <a class="code" href="group__tmr__registers.html#ga0649505196e86e83914ac7ef4a2c70d9">MXC_BASE_TMR0</a> :   \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__tmr__registers.html#ga3a28f341d71a08e7049154f09d1a846a">MXC_BASE_TMR1</a> :   \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__tmr__registers.html#gac3578078e23c22599a5feaea5f833495">MXC_BASE_TMR2</a> :   \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__tmr__registers.html#ga76c6b3fd486001dea33030f6598d40fb">MXC_BASE_TMR3</a> :   \</div><div class="line">                                          (i) == 4 ? <a class="code" href="group__tmr__registers.html#gacaf6f29a461945671c823c6e815d0875">MXC_BASE_TMR4</a> :   \</div><div class="line">                                          (i) == 5 ? <a class="code" href="group__tmr__registers.html#gac12d3c1f5e61ff03fc7e1f2f4165d7e9">MXC_BASE_TMR5</a> : 0)</div><div class="ttc" id="group__tmr__registers_html_gacaf6f29a461945671c823c6e815d0875"><div class="ttname"><a href="group__tmr__registers.html#gacaf6f29a461945671c823c6e815d0875">MXC_BASE_TMR4</a></div><div class="ttdeci">#define MXC_BASE_TMR4</div><div class="ttdoc">Base Address for Timer 4. </div><div class="ttdef"><b>Definition:</b> max3263x.h:572</div></div>
<div class="ttc" id="group__tmr__registers_html_gac3578078e23c22599a5feaea5f833495"><div class="ttname"><a href="group__tmr__registers.html#gac3578078e23c22599a5feaea5f833495">MXC_BASE_TMR2</a></div><div class="ttdeci">#define MXC_BASE_TMR2</div><div class="ttdoc">Base Address for Timer 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:568</div></div>
<div class="ttc" id="group__tmr__registers_html_ga3a28f341d71a08e7049154f09d1a846a"><div class="ttname"><a href="group__tmr__registers.html#ga3a28f341d71a08e7049154f09d1a846a">MXC_BASE_TMR1</a></div><div class="ttdeci">#define MXC_BASE_TMR1</div><div class="ttdoc">Base Address for Timer 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:566</div></div>
<div class="ttc" id="group__tmr__registers_html_gac12d3c1f5e61ff03fc7e1f2f4165d7e9"><div class="ttname"><a href="group__tmr__registers.html#gac12d3c1f5e61ff03fc7e1f2f4165d7e9">MXC_BASE_TMR5</a></div><div class="ttdeci">#define MXC_BASE_TMR5</div><div class="ttdoc">Base Address for Timer 5. </div><div class="ttdef"><b>Definition:</b> max3263x.h:574</div></div>
<div class="ttc" id="group__tmr__registers_html_ga0649505196e86e83914ac7ef4a2c70d9"><div class="ttname"><a href="group__tmr__registers.html#ga0649505196e86e83914ac7ef4a2c70d9">MXC_BASE_TMR0</a></div><div class="ttdeci">#define MXC_BASE_TMR0</div><div class="ttdoc">Base Address for Timer 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:564</div></div>
<div class="ttc" id="group__tmr__registers_html_ga76c6b3fd486001dea33030f6598d40fb"><div class="ttname"><a href="group__tmr__registers.html#ga76c6b3fd486001dea33030f6598d40fb">MXC_BASE_TMR3</a></div><div class="ttdeci">#define MXC_BASE_TMR3</div><div class="ttdoc">Base Address for Timer 3. </div><div class="ttdef"><b>Definition:</b> max3263x.h:570</div></div>
</div><!-- fragment --><p><code>i</code> Timer instance number. <code>returns</code> the base peripheral address for the requested timer instance. </p>

</div>
</div>
<a id="gaaa104771cc9bcb7cb36d3314058a24ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa104771cc9bcb7cb36d3314058a24ba">&sect;&nbsp;</a></span>MXC_TMR_GET_TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_TMR_GET_TMR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((i) == 0 ? <a class="code" href="group__tmr__registers.html#ga1c29e04132e75ed5f6c38821ddd7f774">MXC_TMR0</a> :        \</div><div class="line">                                          (i) == 1 ? <a class="code" href="group__tmr__registers.html#gab2e689503a66e15ec39c41c7120361e4">MXC_TMR1</a> :        \</div><div class="line">                                          (i) == 2 ? <a class="code" href="group__tmr__registers.html#ga8449e98a526506ceabb8a1fefa1276ef">MXC_TMR2</a> :        \</div><div class="line">                                          (i) == 3 ? <a class="code" href="group__tmr__registers.html#gaa1f7886f5d43e443a02f53c725d07ef3">MXC_TMR3</a> :        \</div><div class="line">                                          (i) == 4 ? <a class="code" href="group__tmr__registers.html#ga36ec9f0c73ca6734fbbeaffa7c452def">MXC_TMR4</a> :        \</div><div class="line">                                          (i) == 5 ? <a class="code" href="group__tmr__registers.html#ga61c35e41ddc642ae6c7b89800c510839">MXC_TMR5</a> : 0)</div><div class="ttc" id="group__tmr__registers_html_ga1c29e04132e75ed5f6c38821ddd7f774"><div class="ttname"><a href="group__tmr__registers.html#ga1c29e04132e75ed5f6c38821ddd7f774">MXC_TMR0</a></div><div class="ttdeci">#define MXC_TMR0</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:565</div></div>
<div class="ttc" id="group__tmr__registers_html_ga8449e98a526506ceabb8a1fefa1276ef"><div class="ttname"><a href="group__tmr__registers.html#ga8449e98a526506ceabb8a1fefa1276ef">MXC_TMR2</a></div><div class="ttdeci">#define MXC_TMR2</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:569</div></div>
<div class="ttc" id="group__tmr__registers_html_gaa1f7886f5d43e443a02f53c725d07ef3"><div class="ttname"><a href="group__tmr__registers.html#gaa1f7886f5d43e443a02f53c725d07ef3">MXC_TMR3</a></div><div class="ttdeci">#define MXC_TMR3</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 3. </div><div class="ttdef"><b>Definition:</b> max3263x.h:571</div></div>
<div class="ttc" id="group__tmr__registers_html_ga36ec9f0c73ca6734fbbeaffa7c452def"><div class="ttname"><a href="group__tmr__registers.html#ga36ec9f0c73ca6734fbbeaffa7c452def">MXC_TMR4</a></div><div class="ttdeci">#define MXC_TMR4</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 4. </div><div class="ttdef"><b>Definition:</b> max3263x.h:573</div></div>
<div class="ttc" id="group__tmr__registers_html_gab2e689503a66e15ec39c41c7120361e4"><div class="ttname"><a href="group__tmr__registers.html#gab2e689503a66e15ec39c41c7120361e4">MXC_TMR1</a></div><div class="ttdeci">#define MXC_TMR1</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:567</div></div>
<div class="ttc" id="group__tmr__registers_html_ga61c35e41ddc642ae6c7b89800c510839"><div class="ttname"><a href="group__tmr__registers.html#ga61c35e41ddc642ae6c7b89800c510839">MXC_TMR5</a></div><div class="ttdeci">#define MXC_TMR5</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 5. </div><div class="ttdef"><b>Definition:</b> max3263x.h:575</div></div>
</div><!-- fragment --><p><code>i</code> Timer instance number. <code>returns</code> a pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> for the requested timer number. </p>

</div>
</div>
<a id="ga3114527567f8981ca45fdc13396849dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3114527567f8981ca45fdc13396849dd">&sect;&nbsp;</a></span>MXC_TMR_GET_IDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_TMR_GET_IDX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">p</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((p) == <a class="code" href="group__tmr__registers.html#ga1c29e04132e75ed5f6c38821ddd7f774">MXC_TMR0</a> ? 0 :        \</div><div class="line">                                          (p) == <a class="code" href="group__tmr__registers.html#gab2e689503a66e15ec39c41c7120361e4">MXC_TMR1</a> ? 1 :        \</div><div class="line">                                          (p) == <a class="code" href="group__tmr__registers.html#ga8449e98a526506ceabb8a1fefa1276ef">MXC_TMR2</a> ? 2 :        \</div><div class="line">                                          (p) == <a class="code" href="group__tmr__registers.html#gaa1f7886f5d43e443a02f53c725d07ef3">MXC_TMR3</a> ? 3 :        \</div><div class="line">                                          (p) == <a class="code" href="group__tmr__registers.html#ga36ec9f0c73ca6734fbbeaffa7c452def">MXC_TMR4</a> ? 4 :        \</div><div class="line">                                          (p) == <a class="code" href="group__tmr__registers.html#ga61c35e41ddc642ae6c7b89800c510839">MXC_TMR5</a> ? 5 : -1)</div><div class="ttc" id="group__tmr__registers_html_ga1c29e04132e75ed5f6c38821ddd7f774"><div class="ttname"><a href="group__tmr__registers.html#ga1c29e04132e75ed5f6c38821ddd7f774">MXC_TMR0</a></div><div class="ttdeci">#define MXC_TMR0</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 0. </div><div class="ttdef"><b>Definition:</b> max3263x.h:565</div></div>
<div class="ttc" id="group__tmr__registers_html_ga8449e98a526506ceabb8a1fefa1276ef"><div class="ttname"><a href="group__tmr__registers.html#ga8449e98a526506ceabb8a1fefa1276ef">MXC_TMR2</a></div><div class="ttdeci">#define MXC_TMR2</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 2. </div><div class="ttdef"><b>Definition:</b> max3263x.h:569</div></div>
<div class="ttc" id="group__tmr__registers_html_gaa1f7886f5d43e443a02f53c725d07ef3"><div class="ttname"><a href="group__tmr__registers.html#gaa1f7886f5d43e443a02f53c725d07ef3">MXC_TMR3</a></div><div class="ttdeci">#define MXC_TMR3</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 3. </div><div class="ttdef"><b>Definition:</b> max3263x.h:571</div></div>
<div class="ttc" id="group__tmr__registers_html_ga36ec9f0c73ca6734fbbeaffa7c452def"><div class="ttname"><a href="group__tmr__registers.html#ga36ec9f0c73ca6734fbbeaffa7c452def">MXC_TMR4</a></div><div class="ttdeci">#define MXC_TMR4</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 4. </div><div class="ttdef"><b>Definition:</b> max3263x.h:573</div></div>
<div class="ttc" id="group__tmr__registers_html_gab2e689503a66e15ec39c41c7120361e4"><div class="ttname"><a href="group__tmr__registers.html#gab2e689503a66e15ec39c41c7120361e4">MXC_TMR1</a></div><div class="ttdeci">#define MXC_TMR1</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 1. </div><div class="ttdef"><b>Definition:</b> max3263x.h:567</div></div>
<div class="ttc" id="group__tmr__registers_html_ga61c35e41ddc642ae6c7b89800c510839"><div class="ttname"><a href="group__tmr__registers.html#ga61c35e41ddc642ae6c7b89800c510839">MXC_TMR5</a></div><div class="ttdeci">#define MXC_TMR5</div><div class="ttdoc">Pointer to a mxc_tmr_regs_t structure representing Timer 5. </div><div class="ttdef"><b>Definition:</b> max3263x.h:575</div></div>
</div><!-- fragment --><p><code>p</code> pointer to a <a class="el" href="structmxc__tmr__regs__t.html" title="Structure type to access the Timer Registers, see MXC_TMR_GET_TMR(i) to get a pointer to the Timer[i]...">mxc_tmr_regs_t</a> structure. <code>returns</code> a timer instance number. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
