
*** Running vivado
    with args -log design_1_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_1.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_xbar_1.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.742 ; gain = 186.086 ; free physical = 1386 ; free virtual = 8530
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (3#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/pkg/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [/opt/pkg/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (5#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (6#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (8#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (8#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (9#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (10#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (12#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (14#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (14#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (14#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (14#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (15#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (16#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (17#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (17#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (18#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (19#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (20#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (21#1) [/home/marco/Documents/tesis/buildroot_2018_05/Version_Actualizada/vivado_2019_Version/vivado_2019_Version.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1242.211 ; gain = 310.555 ; free physical = 1061 ; free virtual = 8207
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1242.211 ; gain = 310.555 ; free physical = 1054 ; free virtual = 8199
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1517.031 ; gain = 0.000 ; free physical = 654 ; free virtual = 7800
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 577 ; free virtual = 7723
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 577 ; free virtual = 7723
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 577 ; free virtual = 7723
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 538 ; free virtual = 7683
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 522 ; free virtual = 7667
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 448 ; free virtual = 7594
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 426 ; free virtual = 7573
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 412 ; free virtual = 7558
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8162
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8162
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8163
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8163
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8163
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8163

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     7|
|2     |LUT2    |   142|
|3     |LUT3    |    70|
|4     |LUT4    |    29|
|5     |LUT5    |    39|
|6     |LUT6    |    71|
|7     |SRLC32E |     3|
|8     |FDRE    |   278|
|9     |FDSE    |    12|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 1517.031 ; gain = 585.375 ; free physical = 1016 ; free virtual = 8163
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.039 ; gain = 490.879 ; free physical = 1022 ; free virtual = 8168
