#This is a makefile that compiles and links multiple source files

#Defining variables for compiler and flags
CC = gcc
CFLAGS = -Wall -g

#Defining the source files
SRCS = main.c func1.c func2.c

#Defining the object files
OBJS = $(SRCS:.c=.o)

#Target for compiling and linking all source files
all: ${OBJS}
	${CC} ${CFLAGS} -o my_program ${OBJS}

#Target for generating object files for each source file
%.o: %.c
	${CC} ${CFLAGS} -c $< -o $@

#Cleaning up all object files and executable
clean:
	rm -f *.o my_program