{
  "design": {
    "design_info": {
      "boundary_crc": "0xDBBBF5FC279D86FA",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../Lab3_Audio.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "axis_dual_i2s_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "mute_0": "",
      "led_controller_0": "",
      "edge_detector_0": "",
      "edge_detector_1": "",
      "debouncer_0": "",
      "debouncer_1": "",
      "digilent_jstk2_0": "",
      "axi4stream_spi_master_1": "",
      "volume_controller_0": "",
      "dual_moving_average_0": "",
      "balance_controller_0": ""
    },
    "interface_ports": {
      "SPI_M_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "SCK_T": {
            "physical_name": "SPI_M_0_sck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IO1_O": {
            "physical_name": "SPI_M_0_io1_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "SPI_M_0_ss_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IO0_O": {
            "physical_name": "SPI_M_0_io0_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SCK_I": {
            "physical_name": "SPI_M_0_sck_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "SPI_M_0_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IO0_T": {
            "physical_name": "SPI_M_0_io0_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IO1_T": {
            "physical_name": "SPI_M_0_io1_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SCK_O": {
            "physical_name": "SPI_M_0_sck_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_I": {
            "physical_name": "SPI_M_0_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "IO1_I": {
            "physical_name": "SPI_M_0_io1_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "IO0_I": {
            "physical_name": "SPI_M_0_io0_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "rx_sdin_0": {
        "direction": "I"
      },
      "tx_lrck_0": {
        "direction": "O"
      },
      "tx_mclk_0": {
        "direction": "O"
      },
      "rx_lrck_0": {
        "direction": "O"
      },
      "rx_mclk_0": {
        "direction": "O"
      },
      "tx_sdout_0": {
        "direction": "O"
      },
      "tx_sclk_0": {
        "direction": "O"
      },
      "rx_sclk_0": {
        "direction": "O"
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "axis_dual_i2s_0": {
        "vlnv": "DigiLAB:ip:axis_dual_i2s:1.0",
        "xci_name": "design_1_axis_dual_i2s_0_0",
        "xci_path": "ip\\design_1_axis_dual_i2s_0_0\\design_1_axis_dual_i2s_0_0.xci",
        "inst_hier_path": "axis_dual_i2s_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "149.337"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "122.577"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_JITTER": {
            "value": "201.826"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "122.577"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "22.579"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "7.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "31"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_1_0",
        "xci_path": "ip\\design_1_proc_sys_reset_1_0\\design_1_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "mute_0": {
        "vlnv": "xilinx.com:module_ref:mute:1.0",
        "xci_name": "design_1_mute_0_0",
        "xci_path": "ip\\design_1_mute_0_0\\design_1_mute_0_0.xci",
        "inst_hier_path": "mute_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mute",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "mute_enable": {
            "direction": "I"
          }
        }
      },
      "led_controller_0": {
        "vlnv": "xilinx.com:module_ref:led_controller:1.0",
        "xci_name": "design_1_led_controller_0_0",
        "xci_path": "ip\\design_1_led_controller_0_0\\design_1_led_controller_0_0.xci",
        "inst_hier_path": "led_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "led_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "mute_enable": {
            "direction": "I"
          },
          "filter_enable": {
            "direction": "I"
          },
          "led_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "led_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "led_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "edge_detector_0": {
        "vlnv": "xilinx.com:module_ref:edge_detector:1.0",
        "xci_name": "design_1_edge_detector_0_0",
        "xci_path": "ip\\design_1_edge_detector_0_0\\design_1_edge_detector_0_0.xci",
        "inst_hier_path": "edge_detector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "edge_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_signal": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "output_signal": {
            "direction": "O"
          }
        }
      },
      "edge_detector_1": {
        "vlnv": "xilinx.com:module_ref:edge_detector:1.0",
        "xci_name": "design_1_edge_detector_1_0",
        "xci_path": "ip\\design_1_edge_detector_1_0\\design_1_edge_detector_1_0.xci",
        "inst_hier_path": "edge_detector_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "edge_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_signal": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "output_signal": {
            "direction": "O"
          }
        }
      },
      "debouncer_0": {
        "vlnv": "xilinx.com:module_ref:debouncer:1.0",
        "xci_name": "design_1_debouncer_0_0",
        "xci_path": "ip\\design_1_debouncer_0_0\\design_1_debouncer_0_0.xci",
        "inst_hier_path": "debouncer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debouncer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_signal": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "debounced": {
            "direction": "O"
          }
        }
      },
      "debouncer_1": {
        "vlnv": "xilinx.com:module_ref:debouncer:1.0",
        "xci_name": "design_1_debouncer_1_0",
        "xci_path": "ip\\design_1_debouncer_1_0\\design_1_debouncer_1_0.xci",
        "inst_hier_path": "debouncer_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debouncer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_signal": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "debounced": {
            "direction": "O"
          }
        }
      },
      "digilent_jstk2_0": {
        "vlnv": "xilinx.com:module_ref:digilent_jstk2:1.0",
        "xci_name": "design_1_digilent_jstk2_0_0",
        "xci_path": "ip\\design_1_digilent_jstk2_0_0\\design_1_digilent_jstk2_0_0.xci",
        "inst_hier_path": "digilent_jstk2_0",
        "parameters": {
          "CLKFREQ": {
            "value": "100000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "digilent_jstk2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "jstk_x": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "jstk_y": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "btn_jstk": {
            "direction": "O"
          },
          "btn_trigger": {
            "direction": "O"
          },
          "led_r": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "led_g": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "led_b": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axi4stream_spi_master_1": {
        "vlnv": "DigiLAB:ip:axi4stream_spi_master:1.0",
        "xci_name": "design_1_axi4stream_spi_master_1_0",
        "xci_path": "ip\\design_1_axi4stream_spi_master_1_0\\design_1_axi4stream_spi_master_1_0.xci",
        "inst_hier_path": "axi4stream_spi_master_1",
        "parameters": {
          "c_clkfreq": {
            "value": "100000000"
          },
          "c_sclkfreq": {
            "value": "66666"
          }
        }
      },
      "volume_controller_0": {
        "vlnv": "xilinx.com:module_ref:volume_controller:1.0",
        "xci_name": "design_1_volume_controller_0_0",
        "xci_path": "ip\\design_1_volume_controller_0_0\\design_1_volume_controller_0_0.xci",
        "inst_hier_path": "volume_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "volume_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "volume": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "dual_moving_average_0": {
        "vlnv": "xilinx.com:module_ref:dual_moving_average:1.0",
        "xci_name": "design_1_dual_moving_average_0_0",
        "xci_path": "ip\\design_1_dual_moving_average_0_0\\design_1_dual_moving_average_0_0.xci",
        "inst_hier_path": "dual_moving_average_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dual_moving_average",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "filter_enable": {
            "direction": "I"
          }
        }
      },
      "balance_controller_0": {
        "vlnv": "xilinx.com:module_ref:balance_controller:1.0",
        "xci_name": "design_1_balance_controller_0_0",
        "xci_path": "ip\\design_1_balance_controller_0_0\\design_1_balance_controller_0_0.xci",
        "inst_hier_path": "balance_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "balance_controller",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "balance": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi4stream_spi_master_1_M_AXIS": {
        "interface_ports": [
          "digilent_jstk2_0/s_axis",
          "axi4stream_spi_master_1/M_AXIS"
        ]
      },
      "axi4stream_spi_master_1_SPI_M": {
        "interface_ports": [
          "SPI_M_0",
          "axi4stream_spi_master_1/SPI_M"
        ]
      },
      "axis_dual_i2s_0_m_axis": {
        "interface_ports": [
          "dual_moving_average_0/s_axis",
          "axis_dual_i2s_0/m_axis"
        ]
      },
      "balance_controller_0_m_axis": {
        "interface_ports": [
          "balance_controller_0/m_axis",
          "mute_0/s_axis"
        ]
      },
      "digilent_jstk2_0_m_axis": {
        "interface_ports": [
          "digilent_jstk2_0/m_axis",
          "axi4stream_spi_master_1/S_AXIS"
        ]
      },
      "dual_moving_average_0_m_axis": {
        "interface_ports": [
          "dual_moving_average_0/m_axis",
          "balance_controller_0/s_axis"
        ]
      },
      "mute_0_m_axis": {
        "interface_ports": [
          "mute_0/m_axis",
          "axis_dual_i2s_0/s_axis"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "edge_detector_0/output_signal",
          "mute_0/mute_enable",
          "led_controller_0/mute_enable"
        ]
      },
      "Net1": {
        "ports": [
          "edge_detector_1/output_signal",
          "led_controller_0/filter_enable",
          "dual_moving_average_0/filter_enable"
        ]
      },
      "Net3": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axis_dual_i2s_0/aresetn",
          "digilent_jstk2_0/aresetn",
          "axi4stream_spi_master_1/aresetn",
          "volume_controller_0/aresetn",
          "dual_moving_average_0/aresetn",
          "balance_controller_0/aresetn"
        ]
      },
      "Net5": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "edge_detector_0/reset",
          "edge_detector_1/reset",
          "debouncer_0/reset",
          "debouncer_1/reset"
        ]
      },
      "axis_dual_i2s_0_rx_lrck": {
        "ports": [
          "axis_dual_i2s_0/rx_lrck",
          "rx_lrck_0"
        ]
      },
      "axis_dual_i2s_0_rx_mclk": {
        "ports": [
          "axis_dual_i2s_0/rx_mclk",
          "rx_mclk_0"
        ]
      },
      "axis_dual_i2s_0_rx_sclk": {
        "ports": [
          "axis_dual_i2s_0/rx_sclk",
          "rx_sclk_0"
        ]
      },
      "axis_dual_i2s_0_tx_lrck": {
        "ports": [
          "axis_dual_i2s_0/tx_lrck",
          "tx_lrck_0"
        ]
      },
      "axis_dual_i2s_0_tx_mclk": {
        "ports": [
          "axis_dual_i2s_0/tx_mclk",
          "tx_mclk_0"
        ]
      },
      "axis_dual_i2s_0_tx_sclk": {
        "ports": [
          "axis_dual_i2s_0/tx_sclk",
          "tx_sclk_0"
        ]
      },
      "axis_dual_i2s_0_tx_sdout": {
        "ports": [
          "axis_dual_i2s_0/tx_sdout",
          "tx_sdout_0"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_dual_i2s_0/aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "edge_detector_0/clk",
          "edge_detector_1/clk",
          "debouncer_0/clk",
          "debouncer_1/clk",
          "digilent_jstk2_0/aclk",
          "axi4stream_spi_master_1/aclk",
          "volume_controller_0/aclk",
          "dual_moving_average_0/aclk",
          "balance_controller_0/aclk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axis_dual_i2s_0/i2s_clk",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "debouncer_0_debounced": {
        "ports": [
          "debouncer_0/debounced",
          "edge_detector_0/input_signal"
        ]
      },
      "debouncer_1_debounced": {
        "ports": [
          "debouncer_1/debounced",
          "edge_detector_1/input_signal"
        ]
      },
      "digilent_jstk2_0_btn_jstk": {
        "ports": [
          "digilent_jstk2_0/btn_jstk",
          "debouncer_1/input_signal"
        ]
      },
      "digilent_jstk2_0_btn_trigger": {
        "ports": [
          "digilent_jstk2_0/btn_trigger",
          "debouncer_0/input_signal"
        ]
      },
      "digilent_jstk2_0_jstk_x": {
        "ports": [
          "digilent_jstk2_0/jstk_x",
          "balance_controller_0/balance"
        ]
      },
      "digilent_jstk2_0_jstk_y": {
        "ports": [
          "digilent_jstk2_0/jstk_y",
          "volume_controller_0/volume"
        ]
      },
      "led_controller_0_led_b": {
        "ports": [
          "led_controller_0/led_b",
          "digilent_jstk2_0/led_b"
        ]
      },
      "led_controller_0_led_g": {
        "ports": [
          "led_controller_0/led_g",
          "digilent_jstk2_0/led_g"
        ]
      },
      "led_controller_0_led_r": {
        "ports": [
          "led_controller_0/led_r",
          "digilent_jstk2_0/led_r"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axis_dual_i2s_0/i2s_resetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "rx_sdin_0_1": {
        "ports": [
          "rx_sdin_0",
          "axis_dual_i2s_0/rx_sdin"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}