/// Auto-generated register definitions for TAMP
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::tamp {

// ============================================================================
// TAMP - Tamper and backup registers
// Base Address: 0x4000B000
// ============================================================================

/// TAMP Register Structure
struct TAMP_Registers {

    /// TAMP control register 1
    /// Offset: 0x0000
    /// Reset value: 0xFFFF0000
    volatile uint32_t TAMP_CR1;

    /// TAMP control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_CR2;
    uint8_t RESERVED_0008[4]; ///< Reserved

    /// TAMP filter control register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_FLTCR;
    uint8_t RESERVED_0010[28]; ///< Reserved

    /// TAMP interrupt enable register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_IER;

    /// TAMP status register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_SR;

    /// TAMP masked interrupt status register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_MISR;
    uint8_t RESERVED_0038[4]; ///< Reserved

    /// TAMP status clear register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_SCR;
    uint8_t RESERVED_0040[192]; ///< Reserved

    /// TAMP backup 0 register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_BKP0R;

    /// TAMP backup 1 register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_BKP1R;

    /// TAMP backup 2 register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_BKP2R;

    /// TAMP backup 3 register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_BKP3R;

    /// TAMP backup 4 register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    volatile uint32_t TAMP_BKP4R;
};

static_assert(sizeof(TAMP_Registers) >= 276, "TAMP_Registers size mismatch");

/// TAMP peripheral instance
inline TAMP_Registers* TAMP() {
    return reinterpret_cast<TAMP_Registers*>(0x4000B000);
}

}  // namespace alloy::hal::st::stm32g0::tamp
