#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Sep 18 15:56:28 2020
# Process ID: 17464
# Current directory: C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.runs/synth_3
# Command line: vivado.exe -log uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl
# Log file: C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.runs/synth_3/uart_top.vds
# Journal file: C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7a35tftg256-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4176
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.977 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_path' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_rx_path.v:23]
	Parameter BAUD_DIV bound to: 13'b0101011111100 
	Parameter BAUD_DIV_CAP bound to: 13'b0010101111110 
INFO: [Synth 8-226] default block is never used [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_rx_path.v:75]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_path' (1#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_rx_path.v:23]
WARNING: [Synth 8-7071] port 'baud_bps_tb' of module 'uart_rx_path' is unconnected for instance 'uart_rx_path_u' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:35]
WARNING: [Synth 8-7023] instance 'uart_rx_path_u' of module 'uart_rx_path' has 5 connections declared, but only 4 given [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_path' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_tx_path.v:23]
	Parameter BAUD_DIV bound to: 13'b0101011111100 
	Parameter BAUD_DIV_CAP bound to: 13'b0010101111110 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_path' (2#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_tx_path.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.runs/synth_3/.Xil/Vivado-17464-DESKTOP-DCEMUHV/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (3#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.runs/synth_3/.Xil/Vivado-17464-DESKTOP-DCEMUHV/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_tx_path_u'. This will prevent further optimization [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_rx_path_u'. This will prevent further optimization [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:35]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila0'. This will prevent further optimization [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:58]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (4#1) [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/new/uart_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.023 ; gain = 33.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.023 ; gain = 33.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.023 ; gain = 33.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1108.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila0'
Finished Parsing XDC File [c:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila0'
Parsing XDC File [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/constrs_1/new/Artix_pin.xdc]
Finished Parsing XDC File [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/constrs_1/new/Artix_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.srcs/constrs_1/new/Artix_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1207.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ila0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1207.789 ; gain = 132.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     6|
|4     |LUT1   |    22|
|5     |LUT2   |    14|
|6     |LUT3   |     5|
|7     |LUT4   |     8|
|8     |LUT5   |    12|
|9     |LUT6   |    39|
|10    |MUXF7  |     1|
|11    |FDRE   |    64|
|12    |FDSE   |    17|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.664 ; gain = 48.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1223.664 ; gain = 148.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1223.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1235.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1235.977 ; gain = 161.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/STEVEN/Desktop/GITHUB/FGPA/uart_test2/UART.runs/synth_3/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 15:57:07 2020...
