

================================================================
== Vivado HLS Report for 'fsquare_inner'
================================================================
* Date:           Tue May 26 01:10:45 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1000 x i32]* %in_r, i64 0, i64 0" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:17]   --->   Operation 14 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.66ns)   --->   "%in_load = load i32* %in_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:18]   --->   Operation 15 'load' 'in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [1000 x i32]* %in_r, i64 0, i64 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 16 'getelementptr' 'in_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.66ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 17 'load' 'in_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 18 [1/2] (2.66ns)   --->   "%in_load = load i32* %in_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:18]   --->   Operation 18 'load' 'in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 19 [1/2] (2.66ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 19 'load' 'in_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [1000 x i32]* %in_r, i64 0, i64 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 20 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.66ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 21 'load' 'in_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [1000 x i32]* %in_r, i64 0, i64 3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 22 'getelementptr' 'in_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.66ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 23 'load' 'in_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 24 [1/1] (6.58ns)   --->   "%mul_ln18 = mul nsw i32 %in_load, %in_load" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:18]   --->   Operation 24 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (6.58ns)   --->   "%mul_ln19 = mul i32 %in_load, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 25 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/2] (2.66ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 26 'load' 'in_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 27 [1/2] (2.66ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 27 'load' 'in_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [1000 x i32]* %in_r, i64 0, i64 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 28 'getelementptr' 'in_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.66ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 29 'load' 'in_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [1000 x i32]* %in_r, i64 0, i64 5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 30 'getelementptr' 'in_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.66ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 31 'load' 'in_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1000 x i32]* %output_r, i64 0, i64 0" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:17]   --->   Operation 32 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.66ns)   --->   "store i32 %mul_ln18, i32* %output_addr, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:18]   --->   Operation 33 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln19 = shl i32 %mul_ln19, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 34 'shl' 'shl_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [1000 x i32]* %output_r, i64 0, i64 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 35 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.66ns)   --->   "store i32 %shl_ln19, i32* %output_addr_1, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:19]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 37 [1/1] (6.58ns)   --->   "%mul_ln20 = mul nsw i32 %in_load_1, %in_load_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 37 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (6.58ns)   --->   "%mul_ln20_1 = mul nsw i32 %in_load, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 38 'mul' 'mul_ln20_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln20 = add nsw i32 %mul_ln20, %mul_ln20_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 39 'add' 'add_ln20' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (6.58ns)   --->   "%mul_ln22 = mul nsw i32 %in_load_1, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 40 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (6.58ns)   --->   "%mul_ln22_1 = mul nsw i32 %in_load, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 41 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln22 = add nsw i32 %mul_ln22, %mul_ln22_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 42 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (2.66ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 43 'load' 'in_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 44 [1/2] (2.66ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 44 'load' 'in_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [1000 x i32]* %in_r, i64 0, i64 6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 45 'getelementptr' 'in_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.66ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 46 'load' 'in_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [1000 x i32]* %in_r, i64 0, i64 7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 47 'getelementptr' 'in_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.66ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 48 'load' 'in_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 6.58>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln20 = shl i32 %add_ln20, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 49 'shl' 'shl_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [1000 x i32]* %output_r, i64 0, i64 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 50 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.66ns)   --->   "store i32 %shl_ln20, i32* %output_addr_2, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:20]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln22 = shl i32 %add_ln22, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 52 'shl' 'shl_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [1000 x i32]* %output_r, i64 0, i64 3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 53 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.66ns)   --->   "store i32 %shl_ln22, i32* %output_addr_3, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:22]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 55 [1/1] (6.58ns)   --->   "%mul_ln24 = mul nsw i32 %in_load_2, %in_load_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 55 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (6.58ns)   --->   "%mul_ln24_1 = mul i32 %in_load_1, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 56 'mul' 'mul_ln24_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (6.58ns)   --->   "%mul_ln24_2 = mul i32 %in_load, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 57 'mul' 'mul_ln24_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (6.58ns)   --->   "%mul_ln27 = mul nsw i32 %in_load_2, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 58 'mul' 'mul_ln27' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (6.58ns)   --->   "%mul_ln27_1 = mul nsw i32 %in_load_1, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 59 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (6.58ns)   --->   "%mul_ln27_2 = mul nsw i32 %in_load, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 60 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/2] (2.66ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 61 'load' 'in_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 62 [1/2] (2.66ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 62 'load' 'in_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [1000 x i32]* %in_r, i64 0, i64 8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 63 'getelementptr' 'in_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (2.66ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 64 'load' 'in_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [1000 x i32]* %in_r, i64 0, i64 9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 65 'getelementptr' 'in_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.66ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 66 'load' 'in_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln24 = shl i32 %mul_ln24_1, 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 67 'shl' 'shl_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln24_1 = shl i32 %mul_ln24_2, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 68 'shl' 'shl_ln24_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i32 %shl_ln24_1, %mul_ln24" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 69 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 70 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln24_1 = add i32 %shl_ln24, %add_ln24" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 70 'add' 'add_ln24_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [1000 x i32]* %output_r, i64 0, i64 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 71 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.66ns)   --->   "store i32 %add_ln24_1, i32* %output_addr_4, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:24]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i32 %mul_ln27_2, %mul_ln27" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_1 = add i32 %mul_ln27_1, %add_ln27" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 74 'add' 'add_ln27_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln27 = shl i32 %add_ln27_1, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 75 'shl' 'shl_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [1000 x i32]* %output_r, i64 0, i64 5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 76 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.66ns)   --->   "store i32 %shl_ln27, i32* %output_addr_5, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:27]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 78 [1/1] (6.58ns)   --->   "%mul_ln30 = mul nsw i32 %in_load_3, %in_load_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 78 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (6.58ns)   --->   "%mul_ln30_1 = mul nsw i32 %in_load_2, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 79 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (6.58ns)   --->   "%mul_ln30_2 = mul nsw i32 %in_load, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 80 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (6.58ns)   --->   "%mul_ln30_3 = mul i32 %in_load_1, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 81 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %mul_ln30_3 to i30" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 82 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (6.58ns)   --->   "%mul_ln34 = mul nsw i32 %in_load_3, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 83 'mul' 'mul_ln34' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (6.58ns)   --->   "%mul_ln34_1 = mul nsw i32 %in_load_2, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 84 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (6.58ns)   --->   "%mul_ln34_2 = mul nsw i32 %in_load_1, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 85 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (6.58ns)   --->   "%mul_ln34_3 = mul nsw i32 %in_load, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 86 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln34 = add i32 %mul_ln34, %mul_ln34_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 87 'add' 'add_ln34' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln34_1 = add i32 %mul_ln34_3, %mul_ln34_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 88 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %add_ln34 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 89 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %add_ln34_1 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 90 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (2.66ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 91 'load' 'in_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 92 [1/2] (2.66ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 92 'load' 'in_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 7 <SV = 6> <Delay = 8.36>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln30_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln30, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 93 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30 = add i32 %mul_ln30_2, %mul_ln30" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 94 'add' 'add_ln30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i32 %mul_ln30_1, %add_ln30" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 95 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %add_ln30_1 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 96 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.76ns)   --->   "%add_ln30_2 = add i31 %trunc_ln30_1, %shl_ln30_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 97 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln30_2, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 98 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [1000 x i32]* %output_r, i64 0, i64 6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 99 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.66ns)   --->   "store i32 %shl_ln5, i32* %output_addr_6, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:30]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 101 [1/1] (1.76ns)   --->   "%add_ln34_2 = add i31 %trunc_ln34_1, %trunc_ln34" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 101 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln34_2, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 102 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [1000 x i32]* %output_r, i64 0, i64 7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 103 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.66ns)   --->   "store i32 %shl_ln6, i32* %output_addr_7, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:34]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 105 [1/1] (6.58ns)   --->   "%mul_ln38 = mul nsw i32 %in_load_4, %in_load_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 105 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (6.58ns)   --->   "%mul_ln38_1 = mul nsw i32 %in_load_2, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 106 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (6.58ns)   --->   "%mul_ln38_2 = mul nsw i32 %in_load, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 107 'mul' 'mul_ln38_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (6.58ns)   --->   "%mul_ln38_3 = mul nsw i32 %in_load_1, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 108 'mul' 'mul_ln38_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (6.58ns)   --->   "%mul_ln38_4 = mul nsw i32 %in_load_3, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 109 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (1.78ns)   --->   "%add_ln38 = add nsw i32 %mul_ln38_3, %mul_ln38_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 110 'add' 'add_ln38' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %add_ln38 to i30" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 111 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.78ns)   --->   "%add_ln38_1 = add i32 %mul_ln38_1, %mul_ln38_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 112 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i32 %add_ln38_1 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 113 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (6.58ns)   --->   "%mul_ln43 = mul nsw i32 %in_load_4, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 114 'mul' 'mul_ln43' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (6.58ns)   --->   "%mul_ln43_1 = mul nsw i32 %in_load_3, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 115 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (6.58ns)   --->   "%mul_ln43_2 = mul nsw i32 %in_load_2, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 116 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (6.58ns)   --->   "%mul_ln43_3 = mul nsw i32 %in_load_1, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 117 'mul' 'mul_ln43_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (6.58ns)   --->   "%mul_ln43_4 = mul nsw i32 %in_load, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 118 'mul' 'mul_ln43_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln43 = add i32 %mul_ln43, %mul_ln43_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 119 'add' 'add_ln43' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %add_ln43 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 120 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (6.58ns)   --->   "%mul_ln48 = mul nsw i32 %in_load_5, %in_load_5" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 121 'mul' 'mul_ln48' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (6.58ns)   --->   "%mul_ln48_1 = mul nsw i32 %in_load_4, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 122 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (6.58ns)   --->   "%mul_ln48_2 = mul nsw i32 %in_load_2, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 123 'mul' 'mul_ln48_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (6.58ns)   --->   "%mul_ln48_3 = mul nsw i32 %in_load_3, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 124 'mul' 'mul_ln48_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (6.58ns)   --->   "%mul_ln48_4 = mul nsw i32 %in_load_1, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 125 'mul' 'mul_ln48_4' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.78ns)   --->   "%add_ln48 = add nsw i32 %mul_ln48_3, %mul_ln48_4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 126 'add' 'add_ln48' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %add_ln48 to i30" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 127 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (6.58ns)   --->   "%mul_ln53_2 = mul nsw i32 %in_load_3, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 128 'mul' 'mul_ln53_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (6.58ns)   --->   "%mul_ln53_3 = mul nsw i32 %in_load_2, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 129 'mul' 'mul_ln53_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.78ns)   --->   "%add_ln53_1 = add i32 %mul_ln53_3, %mul_ln53_2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 130 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i32 %add_ln53_1 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 131 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (6.58ns)   --->   "%mul_ln57_2 = mul nsw i32 %in_load_5, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 132 'mul' 'mul_ln57_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (6.58ns)   --->   "%mul_ln57_3 = mul nsw i32 %in_load_3, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 133 'mul' 'mul_ln57_3' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln57 = add nsw i32 %mul_ln57_2, %mul_ln57_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 134 'add' 'add_ln57' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.36>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln7 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln38, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 135 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.76ns)   --->   "%add_ln38_2 = add i31 %trunc_ln38_1, %shl_ln7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 136 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln38_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln38_2, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 137 'bitconcatenate' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.78ns)   --->   "%add_ln38_3 = add nsw i32 %mul_ln38, %shl_ln38_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 138 'add' 'add_ln38_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [1000 x i32]* %output_r, i64 0, i64 8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 139 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (2.66ns)   --->   "store i32 %add_ln38_3, i32* %output_addr_8, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:38]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln43_1 = add i32 %mul_ln43_4, %mul_ln43_3" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 141 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln43_2 = add i32 %mul_ln43_2, %add_ln43_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 142 'add' 'add_ln43_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %add_ln43_2 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 143 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.76ns)   --->   "%add_ln43_3 = add i31 %trunc_ln43_1, %trunc_ln43" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 144 'add' 'add_ln43_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln43_3, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 145 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%output_addr_9 = getelementptr [1000 x i32]* %output_r, i64 0, i64 9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 146 'getelementptr' 'output_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.66ns)   --->   "store i32 %shl_ln8, i32* %output_addr_9, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:43]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln48_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln48, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 148 'bitconcatenate' 'shl_ln48_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_1 = add i32 %mul_ln48_2, %mul_ln48" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 149 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 150 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln48_2 = add i32 %mul_ln48_1, %add_ln48_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 150 'add' 'add_ln48_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %add_ln48_2 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 151 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.76ns)   --->   "%add_ln48_3 = add i31 %trunc_ln48_1, %shl_ln48_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 152 'add' 'add_ln48_3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (6.58ns)   --->   "%mul_ln53 = mul nsw i32 %in_load_5, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 153 'mul' 'mul_ln53' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (6.58ns)   --->   "%mul_ln53_1 = mul nsw i32 %in_load_4, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 154 'mul' 'mul_ln53_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.78ns)   --->   "%add_ln53 = add i32 %mul_ln53, %mul_ln53_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 155 'add' 'add_ln53' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %add_ln53 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 156 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (6.58ns)   --->   "%mul_ln57_1 = mul nsw i32 %in_load_4, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 157 'mul' 'mul_ln57_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_1)   --->   "%shl_ln57 = shl i32 %add_ln57, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 158 'shl' 'shl_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln57_1 = add nsw i32 %mul_ln57_1, %shl_ln57" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 159 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (6.58ns)   --->   "%mul_ln61 = mul nsw i32 %in_load_6, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 160 'mul' 'mul_ln61' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (6.58ns)   --->   "%mul_ln61_1 = mul nsw i32 %in_load_5, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 161 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (6.58ns)   --->   "%mul_ln61_2 = mul nsw i32 %in_load_4, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 162 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (6.58ns)   --->   "%mul_ln64_2 = mul i32 %in_load_5, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 163 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %mul_ln64_2 to i30" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 164 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.36>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln48_3, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 165 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%output_addr_10 = getelementptr [1000 x i32]* %output_r, i64 0, i64 10" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 166 'getelementptr' 'output_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (2.66ns)   --->   "store i32 %shl_ln9, i32* %output_addr_10, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:48]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 168 [1/1] (1.76ns)   --->   "%add_ln53_2 = add i31 %trunc_ln53_1, %trunc_ln53" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 168 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln53_2, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 169 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%output_addr_11 = getelementptr [1000 x i32]* %output_r, i64 0, i64 11" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 170 'getelementptr' 'output_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (2.66ns)   --->   "store i32 %shl_ln, i32* %output_addr_11, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:53]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 172 [1/1] (6.58ns)   --->   "%mul_ln57 = mul nsw i32 %in_load_6, %in_load_6" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 172 'mul' 'mul_ln57' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln57_2)   --->   "%shl_ln57_1 = shl i32 %add_ln57_1, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 173 'shl' 'shl_ln57_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln57_2 = add nsw i32 %mul_ln57, %shl_ln57_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 174 'add' 'add_ln57_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61 = add i32 %mul_ln61_2, %mul_ln61" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 175 'add' 'add_ln61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln61_1 = add i32 %mul_ln61_1, %add_ln61" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 176 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 8.36>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%output_addr_12 = getelementptr [1000 x i32]* %output_r, i64 0, i64 12" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 177 'getelementptr' 'output_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (2.66ns)   --->   "store i32 %add_ln57_2, i32* %output_addr_12, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:57]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %add_ln61_1, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 179 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%output_addr_13 = getelementptr [1000 x i32]* %output_r, i64 0, i64 13" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 180 'getelementptr' 'output_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (2.66ns)   --->   "store i32 %shl_ln61, i32* %output_addr_13, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:61]   --->   Operation 181 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 182 [1/1] (6.58ns)   --->   "%mul_ln64 = mul nsw i32 %in_load_7, %in_load_7" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 182 'mul' 'mul_ln64' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (6.58ns)   --->   "%mul_ln64_1 = mul nsw i32 %in_load_6, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 183 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (1.78ns)   --->   "%add_ln64 = add i32 %mul_ln64, %mul_ln64_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 184 'add' 'add_ln64' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i32 %add_ln64 to i31" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 185 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (6.58ns)   --->   "%mul_ln67 = mul nsw i32 %in_load_7, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:67]   --->   Operation 186 'mul' 'mul_ln67' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (6.58ns)   --->   "%mul_ln67_1 = mul nsw i32 %in_load_6, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:67]   --->   Operation 187 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (1.78ns)   --->   "%add_ln67 = add nsw i32 %mul_ln67, %mul_ln67_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:67]   --->   Operation 188 'add' 'add_ln67' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.36>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln64_1 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln64, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 189 'bitconcatenate' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (1.76ns)   --->   "%add_ln64_1 = add i31 %trunc_ln64_1, %shl_ln64_1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 190 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %add_ln64_1, i1 false)" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 191 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%output_addr_14 = getelementptr [1000 x i32]* %output_r, i64 0, i64 14" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 192 'getelementptr' 'output_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (2.66ns)   --->   "store i32 %shl_ln1, i32* %output_addr_14, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:64]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i32 %add_ln67, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:67]   --->   Operation 194 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%output_addr_15 = getelementptr [1000 x i32]* %output_r, i64 0, i64 15" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:67]   --->   Operation 195 'getelementptr' 'output_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (2.66ns)   --->   "store i32 %shl_ln67, i32* %output_addr_15, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:67]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 197 [1/1] (6.58ns)   --->   "%mul_ln69 = mul nsw i32 %in_load_8, %in_load_8" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:69]   --->   Operation 197 'mul' 'mul_ln69' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (6.58ns)   --->   "%mul_ln69_1 = mul i32 %in_load_7, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:69]   --->   Operation 198 'mul' 'mul_ln69_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln69)   --->   "%shl_ln69 = shl i32 %mul_ln69_1, 2" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:69]   --->   Operation 199 'shl' 'shl_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln69 = add nsw i32 %mul_ln69, %shl_ln69" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:69]   --->   Operation 200 'add' 'add_ln69' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (6.58ns)   --->   "%mul_ln71 = mul i32 %in_load_8, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:71]   --->   Operation 201 'mul' 'mul_ln71' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.58>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%output_addr_16 = getelementptr [1000 x i32]* %output_r, i64 0, i64 16" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:69]   --->   Operation 202 'getelementptr' 'output_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (2.66ns)   --->   "store i32 %add_ln69, i32* %output_addr_16, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:69]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln71 = shl i32 %mul_ln71, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:71]   --->   Operation 204 'shl' 'shl_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%output_addr_17 = getelementptr [1000 x i32]* %output_r, i64 0, i64 17" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:71]   --->   Operation 205 'getelementptr' 'output_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (2.66ns)   --->   "store i32 %shl_ln71, i32* %output_addr_17, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:71]   --->   Operation 206 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 207 [1/1] (6.58ns)   --->   "%mul_ln72 = mul i32 %in_load_9, %in_load_9" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:72]   --->   Operation 207 'mul' 'mul_ln72' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %output_r) nounwind, !map !13"   --->   Operation 208 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %in_r) nounwind, !map !19"   --->   Operation 209 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @fsquare_inner_str) nounwind"   --->   Operation 210 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln72 = shl i32 %mul_ln72, 1" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:72]   --->   Operation 211 'shl' 'shl_ln72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%output_addr_18 = getelementptr [1000 x i32]* %output_r, i64 0, i64 18" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:72]   --->   Operation 212 'getelementptr' 'output_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (2.66ns)   --->   "store i32 %shl_ln72, i32* %output_addr_18, align 4" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:72]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "ret void" [extr_.h2odepspicotlsdepscifrasrccurve25519.donna.c_fsquare_inner_with_main.c:73]   --->   Operation 214 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_addr           (getelementptr ) [ 00100000000000]
in_addr_1         (getelementptr ) [ 00100000000000]
in_load           (load          ) [ 00011111000000]
in_load_1         (load          ) [ 00011111000000]
in_addr_2         (getelementptr ) [ 00010000000000]
in_addr_3         (getelementptr ) [ 00010000000000]
mul_ln18          (mul           ) [ 00001000000000]
mul_ln19          (mul           ) [ 00001000000000]
in_load_2         (load          ) [ 00001111000000]
in_load_3         (load          ) [ 00001111000000]
in_addr_4         (getelementptr ) [ 00001000000000]
in_addr_5         (getelementptr ) [ 00001000000000]
output_addr       (getelementptr ) [ 00000000000000]
store_ln18        (store         ) [ 00000000000000]
shl_ln19          (shl           ) [ 00000000000000]
output_addr_1     (getelementptr ) [ 00000000000000]
store_ln19        (store         ) [ 00000000000000]
mul_ln20          (mul           ) [ 00000000000000]
mul_ln20_1        (mul           ) [ 00000000000000]
add_ln20          (add           ) [ 00000100000000]
mul_ln22          (mul           ) [ 00000000000000]
mul_ln22_1        (mul           ) [ 00000000000000]
add_ln22          (add           ) [ 00000100000000]
in_load_4         (load          ) [ 00000111100000]
in_load_5         (load          ) [ 00000111100000]
in_addr_6         (getelementptr ) [ 00000100000000]
in_addr_7         (getelementptr ) [ 00000100000000]
shl_ln20          (shl           ) [ 00000000000000]
output_addr_2     (getelementptr ) [ 00000000000000]
store_ln20        (store         ) [ 00000000000000]
shl_ln22          (shl           ) [ 00000000000000]
output_addr_3     (getelementptr ) [ 00000000000000]
store_ln22        (store         ) [ 00000000000000]
mul_ln24          (mul           ) [ 00000010000000]
mul_ln24_1        (mul           ) [ 00000010000000]
mul_ln24_2        (mul           ) [ 00000010000000]
mul_ln27          (mul           ) [ 00000010000000]
mul_ln27_1        (mul           ) [ 00000010000000]
mul_ln27_2        (mul           ) [ 00000010000000]
in_load_6         (load          ) [ 00000011111000]
in_load_7         (load          ) [ 00000011111100]
in_addr_8         (getelementptr ) [ 00000010000000]
in_addr_9         (getelementptr ) [ 00000010000000]
shl_ln24          (shl           ) [ 00000000000000]
shl_ln24_1        (shl           ) [ 00000000000000]
add_ln24          (add           ) [ 00000000000000]
add_ln24_1        (add           ) [ 00000000000000]
output_addr_4     (getelementptr ) [ 00000000000000]
store_ln24        (store         ) [ 00000000000000]
add_ln27          (add           ) [ 00000000000000]
add_ln27_1        (add           ) [ 00000000000000]
shl_ln27          (shl           ) [ 00000000000000]
output_addr_5     (getelementptr ) [ 00000000000000]
store_ln27        (store         ) [ 00000000000000]
mul_ln30          (mul           ) [ 00000001000000]
mul_ln30_1        (mul           ) [ 00000001000000]
mul_ln30_2        (mul           ) [ 00000001000000]
mul_ln30_3        (mul           ) [ 00000000000000]
trunc_ln30        (trunc         ) [ 00000001000000]
mul_ln34          (mul           ) [ 00000000000000]
mul_ln34_1        (mul           ) [ 00000000000000]
mul_ln34_2        (mul           ) [ 00000000000000]
mul_ln34_3        (mul           ) [ 00000000000000]
add_ln34          (add           ) [ 00000000000000]
add_ln34_1        (add           ) [ 00000000000000]
trunc_ln34        (trunc         ) [ 00000001000000]
trunc_ln34_1      (trunc         ) [ 00000001000000]
in_load_8         (load          ) [ 00000001111100]
in_load_9         (load          ) [ 00000001111110]
shl_ln30_1        (bitconcatenate) [ 00000000000000]
add_ln30          (add           ) [ 00000000000000]
add_ln30_1        (add           ) [ 00000000000000]
trunc_ln30_1      (trunc         ) [ 00000000000000]
add_ln30_2        (add           ) [ 00000000000000]
shl_ln5           (bitconcatenate) [ 00000000000000]
output_addr_6     (getelementptr ) [ 00000000000000]
store_ln30        (store         ) [ 00000000000000]
add_ln34_2        (add           ) [ 00000000000000]
shl_ln6           (bitconcatenate) [ 00000000000000]
output_addr_7     (getelementptr ) [ 00000000000000]
store_ln34        (store         ) [ 00000000000000]
mul_ln38          (mul           ) [ 00000000100000]
mul_ln38_1        (mul           ) [ 00000000000000]
mul_ln38_2        (mul           ) [ 00000000000000]
mul_ln38_3        (mul           ) [ 00000000000000]
mul_ln38_4        (mul           ) [ 00000000000000]
add_ln38          (add           ) [ 00000000000000]
trunc_ln38        (trunc         ) [ 00000000100000]
add_ln38_1        (add           ) [ 00000000000000]
trunc_ln38_1      (trunc         ) [ 00000000100000]
mul_ln43          (mul           ) [ 00000000000000]
mul_ln43_1        (mul           ) [ 00000000000000]
mul_ln43_2        (mul           ) [ 00000000100000]
mul_ln43_3        (mul           ) [ 00000000100000]
mul_ln43_4        (mul           ) [ 00000000100000]
add_ln43          (add           ) [ 00000000000000]
trunc_ln43        (trunc         ) [ 00000000100000]
mul_ln48          (mul           ) [ 00000000100000]
mul_ln48_1        (mul           ) [ 00000000100000]
mul_ln48_2        (mul           ) [ 00000000100000]
mul_ln48_3        (mul           ) [ 00000000000000]
mul_ln48_4        (mul           ) [ 00000000000000]
add_ln48          (add           ) [ 00000000000000]
trunc_ln48        (trunc         ) [ 00000000100000]
mul_ln53_2        (mul           ) [ 00000000000000]
mul_ln53_3        (mul           ) [ 00000000000000]
add_ln53_1        (add           ) [ 00000000000000]
trunc_ln53_1      (trunc         ) [ 00000000110000]
mul_ln57_2        (mul           ) [ 00000000000000]
mul_ln57_3        (mul           ) [ 00000000000000]
add_ln57          (add           ) [ 00000000100000]
shl_ln7           (bitconcatenate) [ 00000000000000]
add_ln38_2        (add           ) [ 00000000000000]
shl_ln38_1        (bitconcatenate) [ 00000000000000]
add_ln38_3        (add           ) [ 00000000000000]
output_addr_8     (getelementptr ) [ 00000000000000]
store_ln38        (store         ) [ 00000000000000]
add_ln43_1        (add           ) [ 00000000000000]
add_ln43_2        (add           ) [ 00000000000000]
trunc_ln43_1      (trunc         ) [ 00000000000000]
add_ln43_3        (add           ) [ 00000000000000]
shl_ln8           (bitconcatenate) [ 00000000000000]
output_addr_9     (getelementptr ) [ 00000000000000]
store_ln43        (store         ) [ 00000000000000]
shl_ln48_1        (bitconcatenate) [ 00000000000000]
add_ln48_1        (add           ) [ 00000000000000]
add_ln48_2        (add           ) [ 00000000000000]
trunc_ln48_1      (trunc         ) [ 00000000000000]
add_ln48_3        (add           ) [ 00000000010000]
mul_ln53          (mul           ) [ 00000000000000]
mul_ln53_1        (mul           ) [ 00000000000000]
add_ln53          (add           ) [ 00000000000000]
trunc_ln53        (trunc         ) [ 00000000010000]
mul_ln57_1        (mul           ) [ 00000000000000]
shl_ln57          (shl           ) [ 00000000000000]
add_ln57_1        (add           ) [ 00000000010000]
mul_ln61          (mul           ) [ 00000000010000]
mul_ln61_1        (mul           ) [ 00000000010000]
mul_ln61_2        (mul           ) [ 00000000010000]
mul_ln64_2        (mul           ) [ 00000000000000]
trunc_ln64        (trunc         ) [ 00000000011100]
shl_ln9           (bitconcatenate) [ 00000000000000]
output_addr_10    (getelementptr ) [ 00000000000000]
store_ln48        (store         ) [ 00000000000000]
add_ln53_2        (add           ) [ 00000000000000]
shl_ln            (bitconcatenate) [ 00000000000000]
output_addr_11    (getelementptr ) [ 00000000000000]
store_ln53        (store         ) [ 00000000000000]
mul_ln57          (mul           ) [ 00000000000000]
shl_ln57_1        (shl           ) [ 00000000000000]
add_ln57_2        (add           ) [ 00000000001000]
add_ln61          (add           ) [ 00000000000000]
add_ln61_1        (add           ) [ 00000000001000]
output_addr_12    (getelementptr ) [ 00000000000000]
store_ln57        (store         ) [ 00000000000000]
shl_ln61          (shl           ) [ 00000000000000]
output_addr_13    (getelementptr ) [ 00000000000000]
store_ln61        (store         ) [ 00000000000000]
mul_ln64          (mul           ) [ 00000000000000]
mul_ln64_1        (mul           ) [ 00000000000000]
add_ln64          (add           ) [ 00000000000000]
trunc_ln64_1      (trunc         ) [ 00000000000100]
mul_ln67          (mul           ) [ 00000000000000]
mul_ln67_1        (mul           ) [ 00000000000000]
add_ln67          (add           ) [ 00000000000100]
shl_ln64_1        (bitconcatenate) [ 00000000000000]
add_ln64_1        (add           ) [ 00000000000000]
shl_ln1           (bitconcatenate) [ 00000000000000]
output_addr_14    (getelementptr ) [ 00000000000000]
store_ln64        (store         ) [ 00000000000000]
shl_ln67          (shl           ) [ 00000000000000]
output_addr_15    (getelementptr ) [ 00000000000000]
store_ln67        (store         ) [ 00000000000000]
mul_ln69          (mul           ) [ 00000000000000]
mul_ln69_1        (mul           ) [ 00000000000000]
shl_ln69          (shl           ) [ 00000000000000]
add_ln69          (add           ) [ 00000000000010]
mul_ln71          (mul           ) [ 00000000000010]
output_addr_16    (getelementptr ) [ 00000000000000]
store_ln69        (store         ) [ 00000000000000]
shl_ln71          (shl           ) [ 00000000000000]
output_addr_17    (getelementptr ) [ 00000000000000]
store_ln71        (store         ) [ 00000000000000]
mul_ln72          (mul           ) [ 00000000000001]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000000000]
shl_ln72          (shl           ) [ 00000000000000]
output_addr_18    (getelementptr ) [ 00000000000000]
store_ln72        (store         ) [ 00000000000000]
ret_ln73          (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsquare_inner_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
<pin id="83" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 in_load_1/1 in_load_2/2 in_load_3/2 in_load_4/3 in_load_5/3 in_load_6/4 in_load_7/4 in_load_8/5 in_load_9/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="in_addr_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_2/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="in_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_3/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="in_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_addr_5_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="10" slack="0"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 store_ln19/4 store_ln20/5 store_ln22/5 store_ln24/6 store_ln27/6 store_ln30/7 store_ln34/7 store_ln38/8 store_ln43/8 store_ln48/9 store_ln53/9 store_ln57/10 store_ln61/10 store_ln64/11 store_ln67/11 store_ln69/12 store_ln71/12 store_ln72/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_addr_6_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_6/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="in_addr_7_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_7/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="output_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_2/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="output_addr_3_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_3/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="in_addr_8_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_8/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="in_addr_9_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_9/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="output_addr_4_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_4/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="output_addr_5_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_5/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_addr_6_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_6/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="output_addr_7_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_7/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="output_addr_8_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_8/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="output_addr_9_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_9/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="output_addr_10_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_10/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="output_addr_11_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_11/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="output_addr_12_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_12/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="output_addr_13_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_13/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="output_addr_14_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_14/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="output_addr_15_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_15/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="output_addr_16_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_16/12 "/>
</bind>
</comp>

<comp id="319" class="1004" name="output_addr_17_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_17/12 "/>
</bind>
</comp>

<comp id="328" class="1004" name="output_addr_18_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_18/13 "/>
</bind>
</comp>

<comp id="337" class="1004" name="mul_ln18_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="mul_ln19_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln19_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="0" index="1" bw="32" slack="2"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="mul_ln20_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_1/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln20_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="mul_ln22_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="mul_ln22_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="2"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln22_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="shl_ln20_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln20/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln22_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="mul_ln24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2"/>
<pin id="393" dir="0" index="1" bw="32" slack="2"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln24_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="3"/>
<pin id="397" dir="0" index="1" bw="32" slack="2"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln24_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="3"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24_2/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="mul_ln27_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2"/>
<pin id="405" dir="0" index="1" bw="32" slack="2"/>
<pin id="406" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln27_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="3"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_1/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="mul_ln27_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_2/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln24_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln24_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24_1/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln24_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln24_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln27_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln27_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln27_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mul_ln30_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="3"/>
<pin id="455" dir="0" index="1" bw="32" slack="3"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mul_ln30_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="3"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="mul_ln30_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="4"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="mul_ln30_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="4"/>
<pin id="467" dir="0" index="1" bw="32" slack="2"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln30_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="mul_ln34_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="3"/>
<pin id="475" dir="0" index="1" bw="32" slack="2"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mul_ln34_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="3"/>
<pin id="479" dir="0" index="1" bw="32" slack="2"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="mul_ln34_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="4"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_2/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="mul_ln34_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="4"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_3/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln34_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln34_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln34_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln34_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="shl_ln30_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="31" slack="0"/>
<pin id="511" dir="0" index="1" bw="30" slack="1"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln30_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln30_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln30_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln30_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="31" slack="0"/>
<pin id="531" dir="0" index="1" bw="31" slack="0"/>
<pin id="532" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="31" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln34_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="31" slack="1"/>
<pin id="546" dir="0" index="1" bw="31" slack="1"/>
<pin id="547" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln6_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="31" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="mul_ln38_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="3"/>
<pin id="559" dir="0" index="1" bw="32" slack="3"/>
<pin id="560" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="mul_ln38_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="4"/>
<pin id="563" dir="0" index="1" bw="32" slack="2"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_1/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="mul_ln38_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="5"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_2/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="mul_ln38_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="5"/>
<pin id="571" dir="0" index="1" bw="32" slack="2"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_3/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mul_ln38_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="4"/>
<pin id="575" dir="0" index="1" bw="32" slack="3"/>
<pin id="576" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_4/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln38_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln38_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln38_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln38_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mul_ln43_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="3"/>
<pin id="599" dir="0" index="1" bw="32" slack="3"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="mul_ln43_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="4"/>
<pin id="603" dir="0" index="1" bw="32" slack="2"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43_1/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mul_ln43_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="4"/>
<pin id="607" dir="0" index="1" bw="32" slack="2"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43_2/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mul_ln43_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="5"/>
<pin id="611" dir="0" index="1" bw="32" slack="1"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43_3/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mul_ln43_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="5"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln43_4/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln43_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln43_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="mul_ln48_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="3"/>
<pin id="629" dir="0" index="1" bw="32" slack="3"/>
<pin id="630" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="mul_ln48_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="3"/>
<pin id="633" dir="0" index="1" bw="32" slack="2"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_1/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="mul_ln48_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="4"/>
<pin id="637" dir="0" index="1" bw="32" slack="1"/>
<pin id="638" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_2/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mul_ln48_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="4"/>
<pin id="641" dir="0" index="1" bw="32" slack="2"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_3/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="mul_ln48_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="5"/>
<pin id="645" dir="0" index="1" bw="32" slack="1"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln48_4/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln48_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln48_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mul_ln53_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="4"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_2/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mul_ln53_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="4"/>
<pin id="663" dir="0" index="1" bw="32" slack="1"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_3/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln53_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="trunc_ln53_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_1/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="mul_ln57_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="3"/>
<pin id="677" dir="0" index="1" bw="32" slack="2"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57_2/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="mul_ln57_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="4"/>
<pin id="681" dir="0" index="1" bw="32" slack="1"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57_3/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln57_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="shl_ln7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="31" slack="0"/>
<pin id="691" dir="0" index="1" bw="30" slack="1"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln38_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="31" slack="1"/>
<pin id="698" dir="0" index="1" bw="31" slack="0"/>
<pin id="699" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="shl_ln38_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="31" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_1/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln38_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_3/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln43_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="0" index="1" bw="32" slack="1"/>
<pin id="718" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln43_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln43_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln43_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="0"/>
<pin id="730" dir="0" index="1" bw="31" slack="1"/>
<pin id="731" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_3/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="shl_ln8_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="31" slack="0"/>
<pin id="736" dir="0" index="2" bw="1" slack="0"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="shl_ln48_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="0"/>
<pin id="744" dir="0" index="1" bw="30" slack="1"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln48_1/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln48_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="0" index="1" bw="32" slack="1"/>
<pin id="752" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln48_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln48_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln48_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="31" slack="0"/>
<pin id="764" dir="0" index="1" bw="31" slack="0"/>
<pin id="765" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="mul_ln53_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="4"/>
<pin id="770" dir="0" index="1" bw="32" slack="3"/>
<pin id="771" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="mul_ln53_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="4"/>
<pin id="774" dir="0" index="1" bw="32" slack="3"/>
<pin id="775" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln53_1/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln53_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="trunc_ln53_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="mul_ln57_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="4"/>
<pin id="788" dir="0" index="1" bw="32" slack="2"/>
<pin id="789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57_1/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="shl_ln57_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln57_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="mul_ln61_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="3"/>
<pin id="803" dir="0" index="1" bw="32" slack="3"/>
<pin id="804" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="mul_ln61_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="4"/>
<pin id="807" dir="0" index="1" bw="32" slack="2"/>
<pin id="808" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="mul_ln61_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="4"/>
<pin id="811" dir="0" index="1" bw="32" slack="2"/>
<pin id="812" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_2/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="mul_ln64_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="4"/>
<pin id="815" dir="0" index="1" bw="32" slack="2"/>
<pin id="816" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64_2/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="trunc_ln64_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="shl_ln9_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="31" slack="1"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln53_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="31" slack="2"/>
<pin id="831" dir="0" index="1" bw="31" slack="1"/>
<pin id="832" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/9 "/>
</bind>
</comp>

<comp id="833" class="1004" name="shl_ln_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="31" slack="0"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="mul_ln57_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="4"/>
<pin id="844" dir="0" index="1" bw="32" slack="4"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="shl_ln57_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_1/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln57_2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln61_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="0" index="1" bw="32" slack="1"/>
<pin id="860" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln61_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="shl_ln61_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln61/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="mul_ln64_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="5"/>
<pin id="874" dir="0" index="1" bw="32" slack="5"/>
<pin id="875" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/10 "/>
</bind>
</comp>

<comp id="876" class="1004" name="mul_ln64_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="5"/>
<pin id="878" dir="0" index="1" bw="32" slack="4"/>
<pin id="879" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64_1/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln64_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="trunc_ln64_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64_1/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="mul_ln67_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="5"/>
<pin id="892" dir="0" index="1" bw="32" slack="4"/>
<pin id="893" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="mul_ln67_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="5"/>
<pin id="896" dir="0" index="1" bw="32" slack="4"/>
<pin id="897" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67_1/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln67_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="shl_ln64_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="31" slack="0"/>
<pin id="906" dir="0" index="1" bw="30" slack="3"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln64_1/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln64_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="31" slack="1"/>
<pin id="913" dir="0" index="1" bw="31" slack="0"/>
<pin id="914" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/11 "/>
</bind>
</comp>

<comp id="916" class="1004" name="shl_ln1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="31" slack="0"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="shl_ln67_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67/11 "/>
</bind>
</comp>

<comp id="931" class="1004" name="mul_ln69_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="5"/>
<pin id="933" dir="0" index="1" bw="32" slack="5"/>
<pin id="934" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="mul_ln69_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="6"/>
<pin id="937" dir="0" index="1" bw="32" slack="5"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69_1/11 "/>
</bind>
</comp>

<comp id="939" class="1004" name="shl_ln69_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="0" index="1" bw="3" slack="0"/>
<pin id="942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln69/11 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln69_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="mul_ln71_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="5"/>
<pin id="953" dir="0" index="1" bw="32" slack="5"/>
<pin id="954" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="shl_ln71_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="mul_ln72_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="6"/>
<pin id="963" dir="0" index="1" bw="32" slack="6"/>
<pin id="964" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="shl_ln72_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln72/13 "/>
</bind>
</comp>

<comp id="971" class="1005" name="in_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="1"/>
<pin id="973" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="in_addr_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="1"/>
<pin id="978" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="in_load_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="996" class="1005" name="in_load_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="in_addr_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="1"/>
<pin id="1013" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="in_addr_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="1"/>
<pin id="1018" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_3 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="mul_ln18_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="mul_ln19_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="in_load_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="in_load_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="1"/>
<pin id="1048" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_3 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="in_addr_4_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="1"/>
<pin id="1063" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="in_addr_5_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="1"/>
<pin id="1068" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="add_ln20_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="add_ln22_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="in_load_4_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_4 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="in_load_5_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_5 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="in_addr_6_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="10" slack="1"/>
<pin id="1113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_6 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="in_addr_7_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="1"/>
<pin id="1118" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_7 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="mul_ln24_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="mul_ln24_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="mul_ln24_2_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24_2 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="mul_ln27_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mul_ln27_1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_1 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="mul_ln27_2_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="in_load_6_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="1"/>
<pin id="1153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_6 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="in_load_7_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_7 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="in_addr_8_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="10" slack="1"/>
<pin id="1183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_8 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="in_addr_9_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="10" slack="1"/>
<pin id="1188" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_9 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="mul_ln30_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="mul_ln30_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_1 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="mul_ln30_2_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="trunc_ln30_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="30" slack="1"/>
<pin id="1208" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="trunc_ln34_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="31" slack="1"/>
<pin id="1213" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="trunc_ln34_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="31" slack="1"/>
<pin id="1218" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="in_load_8_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_8 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="in_load_9_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load_9 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="mul_ln38_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="trunc_ln38_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="30" slack="1"/>
<pin id="1258" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="trunc_ln38_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="31" slack="1"/>
<pin id="1263" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln38_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="mul_ln43_2_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln43_2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="mul_ln43_3_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln43_3 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="mul_ln43_4_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln43_4 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="trunc_ln43_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="31" slack="1"/>
<pin id="1283" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="mul_ln48_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="1"/>
<pin id="1288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="mul_ln48_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="mul_ln48_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln48_2 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="trunc_ln48_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="30" slack="1"/>
<pin id="1303" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="trunc_ln53_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="31" slack="2"/>
<pin id="1308" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln53_1 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="add_ln57_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="1"/>
<pin id="1313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="add_ln48_3_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="31" slack="1"/>
<pin id="1318" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="trunc_ln53_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="31" slack="1"/>
<pin id="1323" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="add_ln57_1_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="1"/>
<pin id="1328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57_1 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="mul_ln61_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="32" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="mul_ln61_1_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="1"/>
<pin id="1338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_1 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="mul_ln61_2_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="1"/>
<pin id="1343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_2 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="trunc_ln64_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="30" slack="3"/>
<pin id="1348" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="add_ln57_2_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57_2 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="add_ln61_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln64_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="31" slack="1"/>
<pin id="1363" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="add_ln67_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="add_ln69_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="mul_ln71_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln71 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="mul_ln72_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln72 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="229" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="238" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="256" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="4" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="306"><net_src comp="0" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="301" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="315"><net_src comp="0" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="310" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="4" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="327"><net_src comp="319" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="336"><net_src comp="328" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="350"><net_src comp="345" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="377"><net_src comp="365" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="16" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="384"><net_src comp="379" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="390"><net_src comp="385" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="415" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="16" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="472"><net_src comp="465" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="493"><net_src comp="473" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="485" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="481" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="509" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="32" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="30" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="553"><net_src comp="32" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="30" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="556"><net_src comp="548" pin="3"/><net_sink comp="129" pin=4"/></net>

<net id="581"><net_src comp="569" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="561" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="565" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="621"><net_src comp="597" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="601" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="669"><net_src comp="661" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="657" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="28" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="30" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="32" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="30" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="714"><net_src comp="709" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="723"><net_src comp="715" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="32" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="30" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="129" pin=4"/></net>

<net id="747"><net_src comp="28" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="30" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="757"><net_src comp="749" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="742" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="780"><net_src comp="768" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="772" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="794"><net_src comp="16" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="786" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="820"><net_src comp="813" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="32" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="30" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="828"><net_src comp="821" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="838"><net_src comp="32" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="829" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="30" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="129" pin=4"/></net>

<net id="850"><net_src comp="16" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="842" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="16" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="871"><net_src comp="866" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="884"><net_src comp="872" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="876" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="889"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="894" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="28" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="30" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="915"><net_src comp="904" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="32" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="30" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="924"><net_src comp="916" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="929"><net_src comp="16" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="930"><net_src comp="925" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="943"><net_src comp="935" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="26" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="931" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="959"><net_src comp="16" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="960"><net_src comp="955" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="969"><net_src comp="16" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="970"><net_src comp="965" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="974"><net_src comp="58" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="979"><net_src comp="72" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="984"><net_src comp="66" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="987"><net_src comp="981" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="988"><net_src comp="981" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="990"><net_src comp="981" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="991"><net_src comp="981" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="992"><net_src comp="981" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="993"><net_src comp="981" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="994"><net_src comp="981" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="995"><net_src comp="981" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="999"><net_src comp="66" pin="7"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1006"><net_src comp="996" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1007"><net_src comp="996" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1009"><net_src comp="996" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1010"><net_src comp="996" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1014"><net_src comp="85" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="1019"><net_src comp="94" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="1024"><net_src comp="337" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="1029"><net_src comp="341" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1034"><net_src comp="66" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1038"><net_src comp="1031" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1042"><net_src comp="1031" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1043"><net_src comp="1031" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1044"><net_src comp="1031" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1045"><net_src comp="1031" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1049"><net_src comp="66" pin="7"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1055"><net_src comp="1046" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1056"><net_src comp="1046" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1057"><net_src comp="1046" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1058"><net_src comp="1046" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1059"><net_src comp="1046" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1060"><net_src comp="1046" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1064"><net_src comp="103" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="1069"><net_src comp="112" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="1074"><net_src comp="359" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1079"><net_src comp="373" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1084"><net_src comp="66" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1090"><net_src comp="1081" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1092"><net_src comp="1081" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1093"><net_src comp="1081" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1094"><net_src comp="1081" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1095"><net_src comp="1081" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1099"><net_src comp="66" pin="7"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1106"><net_src comp="1096" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1107"><net_src comp="1096" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1108"><net_src comp="1096" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1109"><net_src comp="1096" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1110"><net_src comp="1096" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1114"><net_src comp="148" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="1119"><net_src comp="157" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="1124"><net_src comp="391" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1129"><net_src comp="395" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1134"><net_src comp="399" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1139"><net_src comp="403" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1144"><net_src comp="407" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1149"><net_src comp="411" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1154"><net_src comp="66" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1159"><net_src comp="1151" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1160"><net_src comp="1151" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1161"><net_src comp="1151" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1162"><net_src comp="1151" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1163"><net_src comp="1151" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1164"><net_src comp="1151" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1165"><net_src comp="1151" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1169"><net_src comp="66" pin="7"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1172"><net_src comp="1166" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1173"><net_src comp="1166" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1175"><net_src comp="1166" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1176"><net_src comp="1166" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1177"><net_src comp="1166" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1178"><net_src comp="1166" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1179"><net_src comp="1166" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1180"><net_src comp="1166" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1184"><net_src comp="184" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="1189"><net_src comp="193" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="1194"><net_src comp="453" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1199"><net_src comp="457" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1204"><net_src comp="461" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1209"><net_src comp="469" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1214"><net_src comp="501" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1219"><net_src comp="505" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1224"><net_src comp="66" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1228"><net_src comp="1221" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1231"><net_src comp="1221" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1232"><net_src comp="1221" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1233"><net_src comp="1221" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1234"><net_src comp="1221" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1235"><net_src comp="1221" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1239"><net_src comp="66" pin="7"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1243"><net_src comp="1236" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1245"><net_src comp="1236" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1246"><net_src comp="1236" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1247"><net_src comp="1236" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1248"><net_src comp="1236" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1249"><net_src comp="1236" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1250"><net_src comp="1236" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1254"><net_src comp="557" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1259"><net_src comp="583" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1264"><net_src comp="593" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1269"><net_src comp="605" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1274"><net_src comp="609" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1279"><net_src comp="613" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1284"><net_src comp="623" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1289"><net_src comp="627" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1294"><net_src comp="631" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1299"><net_src comp="635" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1304"><net_src comp="653" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1309"><net_src comp="671" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1314"><net_src comp="683" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1319"><net_src comp="762" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1324"><net_src comp="782" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1329"><net_src comp="795" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1334"><net_src comp="801" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1339"><net_src comp="805" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1344"><net_src comp="809" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1349"><net_src comp="817" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1354"><net_src comp="851" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="1359"><net_src comp="861" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1364"><net_src comp="886" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1369"><net_src comp="898" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1374"><net_src comp="945" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="1379"><net_src comp="951" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1384"><net_src comp="961" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="965" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 5 6 7 8 9 10 11 12 13 }
 - Input state : 
	Port: fsquare_inner : in_r | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		in_load : 1
		in_load_1 : 1
	State 2
		in_load_2 : 1
		in_load_3 : 1
	State 3
		in_load_4 : 1
		in_load_5 : 1
	State 4
		store_ln18 : 1
		store_ln19 : 1
		add_ln20 : 1
		add_ln22 : 1
		in_load_6 : 1
		in_load_7 : 1
	State 5
		store_ln20 : 1
		store_ln22 : 1
		in_load_8 : 1
		in_load_9 : 1
	State 6
		add_ln24_1 : 1
		store_ln24 : 2
		add_ln27_1 : 1
		shl_ln27 : 2
		store_ln27 : 2
		trunc_ln30 : 1
		add_ln34 : 1
		add_ln34_1 : 1
		trunc_ln34 : 2
		trunc_ln34_1 : 2
	State 7
		add_ln30_1 : 1
		trunc_ln30_1 : 2
		add_ln30_2 : 3
		shl_ln5 : 4
		store_ln30 : 5
		shl_ln6 : 1
		store_ln34 : 2
		add_ln38 : 1
		trunc_ln38 : 2
		add_ln38_1 : 1
		trunc_ln38_1 : 2
		add_ln43 : 1
		trunc_ln43 : 2
		add_ln48 : 1
		trunc_ln48 : 2
		add_ln53_1 : 1
		trunc_ln53_1 : 2
		add_ln57 : 1
	State 8
		add_ln38_2 : 1
		shl_ln38_1 : 2
		add_ln38_3 : 3
		store_ln38 : 4
		add_ln43_2 : 1
		trunc_ln43_1 : 2
		add_ln43_3 : 3
		shl_ln8 : 4
		store_ln43 : 5
		add_ln48_2 : 1
		trunc_ln48_1 : 2
		add_ln48_3 : 3
		add_ln53 : 1
		trunc_ln53 : 2
		trunc_ln64 : 1
	State 9
		store_ln48 : 1
		shl_ln : 1
		store_ln53 : 2
		add_ln61_1 : 1
	State 10
		store_ln57 : 1
		store_ln61 : 1
		add_ln64 : 1
		trunc_ln64_1 : 2
		add_ln67 : 1
	State 11
		add_ln64_1 : 1
		shl_ln1 : 2
		store_ln64 : 3
		store_ln67 : 1
		shl_ln69 : 1
		add_ln69 : 1
	State 12
		store_ln69 : 1
		store_ln71 : 1
	State 13
		store_ln72 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln18_fu_337   |    3    |    0    |    21   |
|          |   mul_ln19_fu_341   |    3    |    0    |    21   |
|          |   mul_ln20_fu_351   |    3    |    0    |    21   |
|          |  mul_ln20_1_fu_355  |    3    |    0    |    21   |
|          |   mul_ln22_fu_365   |    3    |    0    |    21   |
|          |  mul_ln22_1_fu_369  |    3    |    0    |    21   |
|          |   mul_ln24_fu_391   |    3    |    0    |    21   |
|          |  mul_ln24_1_fu_395  |    3    |    0    |    21   |
|          |  mul_ln24_2_fu_399  |    3    |    0    |    21   |
|          |   mul_ln27_fu_403   |    3    |    0    |    21   |
|          |  mul_ln27_1_fu_407  |    3    |    0    |    21   |
|          |  mul_ln27_2_fu_411  |    3    |    0    |    21   |
|          |   mul_ln30_fu_453   |    3    |    0    |    21   |
|          |  mul_ln30_1_fu_457  |    3    |    0    |    21   |
|          |  mul_ln30_2_fu_461  |    3    |    0    |    21   |
|          |  mul_ln30_3_fu_465  |    3    |    0    |    21   |
|          |   mul_ln34_fu_473   |    3    |    0    |    21   |
|          |  mul_ln34_1_fu_477  |    3    |    0    |    21   |
|          |  mul_ln34_2_fu_481  |    3    |    0    |    21   |
|          |  mul_ln34_3_fu_485  |    3    |    0    |    21   |
|          |   mul_ln38_fu_557   |    3    |    0    |    21   |
|          |  mul_ln38_1_fu_561  |    3    |    0    |    21   |
|          |  mul_ln38_2_fu_565  |    3    |    0    |    21   |
|          |  mul_ln38_3_fu_569  |    3    |    0    |    21   |
|          |  mul_ln38_4_fu_573  |    3    |    0    |    21   |
|          |   mul_ln43_fu_597   |    3    |    0    |    21   |
|          |  mul_ln43_1_fu_601  |    3    |    0    |    21   |
|    mul   |  mul_ln43_2_fu_605  |    3    |    0    |    21   |
|          |  mul_ln43_3_fu_609  |    3    |    0    |    21   |
|          |  mul_ln43_4_fu_613  |    3    |    0    |    21   |
|          |   mul_ln48_fu_627   |    3    |    0    |    21   |
|          |  mul_ln48_1_fu_631  |    3    |    0    |    21   |
|          |  mul_ln48_2_fu_635  |    3    |    0    |    21   |
|          |  mul_ln48_3_fu_639  |    3    |    0    |    21   |
|          |  mul_ln48_4_fu_643  |    3    |    0    |    21   |
|          |  mul_ln53_2_fu_657  |    3    |    0    |    21   |
|          |  mul_ln53_3_fu_661  |    3    |    0    |    21   |
|          |  mul_ln57_2_fu_675  |    3    |    0    |    21   |
|          |  mul_ln57_3_fu_679  |    3    |    0    |    21   |
|          |   mul_ln53_fu_768   |    3    |    0    |    21   |
|          |  mul_ln53_1_fu_772  |    3    |    0    |    21   |
|          |  mul_ln57_1_fu_786  |    3    |    0    |    21   |
|          |   mul_ln61_fu_801   |    3    |    0    |    21   |
|          |  mul_ln61_1_fu_805  |    3    |    0    |    21   |
|          |  mul_ln61_2_fu_809  |    3    |    0    |    21   |
|          |  mul_ln64_2_fu_813  |    3    |    0    |    21   |
|          |   mul_ln57_fu_842   |    3    |    0    |    21   |
|          |   mul_ln64_fu_872   |    3    |    0    |    21   |
|          |  mul_ln64_1_fu_876  |    3    |    0    |    21   |
|          |   mul_ln67_fu_890   |    3    |    0    |    21   |
|          |  mul_ln67_1_fu_894  |    3    |    0    |    21   |
|          |   mul_ln69_fu_931   |    3    |    0    |    21   |
|          |  mul_ln69_1_fu_935  |    3    |    0    |    21   |
|          |   mul_ln71_fu_951   |    3    |    0    |    21   |
|          |   mul_ln72_fu_961   |    3    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln20_fu_359   |    0    |    0    |    39   |
|          |   add_ln22_fu_373   |    0    |    0    |    39   |
|          |   add_ln24_fu_425   |    0    |    0    |    32   |
|          |  add_ln24_1_fu_430  |    0    |    0    |    32   |
|          |   add_ln27_fu_437   |    0    |    0    |    32   |
|          |  add_ln27_1_fu_441  |    0    |    0    |    32   |
|          |   add_ln34_fu_489   |    0    |    0    |    39   |
|          |  add_ln34_1_fu_495  |    0    |    0    |    39   |
|          |   add_ln30_fu_516   |    0    |    0    |    32   |
|          |  add_ln30_1_fu_520  |    0    |    0    |    32   |
|          |  add_ln30_2_fu_529  |    0    |    0    |    38   |
|          |  add_ln34_2_fu_544  |    0    |    0    |    38   |
|          |   add_ln38_fu_577   |    0    |    0    |    39   |
|          |  add_ln38_1_fu_587  |    0    |    0    |    39   |
|          |   add_ln43_fu_617   |    0    |    0    |    39   |
|          |   add_ln48_fu_647   |    0    |    0    |    39   |
|          |  add_ln53_1_fu_665  |    0    |    0    |    39   |
|    add   |   add_ln57_fu_683   |    0    |    0    |    39   |
|          |  add_ln38_2_fu_696  |    0    |    0    |    38   |
|          |  add_ln38_3_fu_709  |    0    |    0    |    39   |
|          |  add_ln43_1_fu_715  |    0    |    0    |    32   |
|          |  add_ln43_2_fu_719  |    0    |    0    |    32   |
|          |  add_ln43_3_fu_728  |    0    |    0    |    38   |
|          |  add_ln48_1_fu_749  |    0    |    0    |    32   |
|          |  add_ln48_2_fu_753  |    0    |    0    |    32   |
|          |  add_ln48_3_fu_762  |    0    |    0    |    38   |
|          |   add_ln53_fu_776   |    0    |    0    |    39   |
|          |  add_ln57_1_fu_795  |    0    |    0    |    39   |
|          |  add_ln53_2_fu_829  |    0    |    0    |    38   |
|          |  add_ln57_2_fu_851  |    0    |    0    |    39   |
|          |   add_ln61_fu_857   |    0    |    0    |    32   |
|          |  add_ln61_1_fu_861  |    0    |    0    |    32   |
|          |   add_ln64_fu_880   |    0    |    0    |    39   |
|          |   add_ln67_fu_898   |    0    |    0    |    39   |
|          |  add_ln64_1_fu_911  |    0    |    0    |    38   |
|          |   add_ln69_fu_945   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   shl_ln19_fu_345   |    0    |    0    |    0    |
|          |   shl_ln20_fu_379   |    0    |    0    |    0    |
|          |   shl_ln22_fu_385   |    0    |    0    |    0    |
|          |   shl_ln24_fu_415   |    0    |    0    |    0    |
|          |  shl_ln24_1_fu_420  |    0    |    0    |    0    |
|          |   shl_ln27_fu_446   |    0    |    0    |    0    |
|    shl   |   shl_ln57_fu_790   |    0    |    0    |    0    |
|          |  shl_ln57_1_fu_846  |    0    |    0    |    0    |
|          |   shl_ln61_fu_866   |    0    |    0    |    0    |
|          |   shl_ln67_fu_925   |    0    |    0    |    0    |
|          |   shl_ln69_fu_939   |    0    |    0    |    0    |
|          |   shl_ln71_fu_955   |    0    |    0    |    0    |
|          |   shl_ln72_fu_965   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln30_fu_469  |    0    |    0    |    0    |
|          |  trunc_ln34_fu_501  |    0    |    0    |    0    |
|          | trunc_ln34_1_fu_505 |    0    |    0    |    0    |
|          | trunc_ln30_1_fu_525 |    0    |    0    |    0    |
|          |  trunc_ln38_fu_583  |    0    |    0    |    0    |
|          | trunc_ln38_1_fu_593 |    0    |    0    |    0    |
|   trunc  |  trunc_ln43_fu_623  |    0    |    0    |    0    |
|          |  trunc_ln48_fu_653  |    0    |    0    |    0    |
|          | trunc_ln53_1_fu_671 |    0    |    0    |    0    |
|          | trunc_ln43_1_fu_724 |    0    |    0    |    0    |
|          | trunc_ln48_1_fu_758 |    0    |    0    |    0    |
|          |  trunc_ln53_fu_782  |    0    |    0    |    0    |
|          |  trunc_ln64_fu_817  |    0    |    0    |    0    |
|          | trunc_ln64_1_fu_886 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  shl_ln30_1_fu_509  |    0    |    0    |    0    |
|          |    shl_ln5_fu_535   |    0    |    0    |    0    |
|          |    shl_ln6_fu_548   |    0    |    0    |    0    |
|          |    shl_ln7_fu_689   |    0    |    0    |    0    |
|          |  shl_ln38_1_fu_701  |    0    |    0    |    0    |
|bitconcatenate|    shl_ln8_fu_733   |    0    |    0    |    0    |
|          |  shl_ln48_1_fu_742  |    0    |    0    |    0    |
|          |    shl_ln9_fu_821   |    0    |    0    |    0    |
|          |    shl_ln_fu_833    |    0    |    0    |    0    |
|          |  shl_ln64_1_fu_904  |    0    |    0    |    0    |
|          |    shl_ln1_fu_916   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |   165   |    0    |   2468  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln20_reg_1071  |   32   |
|  add_ln22_reg_1076  |   32   |
| add_ln48_3_reg_1316 |   31   |
| add_ln57_1_reg_1326 |   32   |
| add_ln57_2_reg_1351 |   32   |
|  add_ln57_reg_1311  |   32   |
| add_ln61_1_reg_1356 |   32   |
|  add_ln67_reg_1366  |   32   |
|  add_ln69_reg_1371  |   32   |
|  in_addr_1_reg_976  |   10   |
|  in_addr_2_reg_1011 |   10   |
|  in_addr_3_reg_1016 |   10   |
|  in_addr_4_reg_1061 |   10   |
|  in_addr_5_reg_1066 |   10   |
|  in_addr_6_reg_1111 |   10   |
|  in_addr_7_reg_1116 |   10   |
|  in_addr_8_reg_1181 |   10   |
|  in_addr_9_reg_1186 |   10   |
|   in_addr_reg_971   |   10   |
|  in_load_1_reg_996  |   32   |
|  in_load_2_reg_1031 |   32   |
|  in_load_3_reg_1046 |   32   |
|  in_load_4_reg_1081 |   32   |
|  in_load_5_reg_1096 |   32   |
|  in_load_6_reg_1151 |   32   |
|  in_load_7_reg_1166 |   32   |
|  in_load_8_reg_1221 |   32   |
|  in_load_9_reg_1236 |   32   |
|   in_load_reg_981   |   32   |
|  mul_ln18_reg_1021  |   32   |
|  mul_ln19_reg_1026  |   32   |
| mul_ln24_1_reg_1126 |   32   |
| mul_ln24_2_reg_1131 |   32   |
|  mul_ln24_reg_1121  |   32   |
| mul_ln27_1_reg_1141 |   32   |
| mul_ln27_2_reg_1146 |   32   |
|  mul_ln27_reg_1136  |   32   |
| mul_ln30_1_reg_1196 |   32   |
| mul_ln30_2_reg_1201 |   32   |
|  mul_ln30_reg_1191  |   32   |
|  mul_ln38_reg_1251  |   32   |
| mul_ln43_2_reg_1266 |   32   |
| mul_ln43_3_reg_1271 |   32   |
| mul_ln43_4_reg_1276 |   32   |
| mul_ln48_1_reg_1291 |   32   |
| mul_ln48_2_reg_1296 |   32   |
|  mul_ln48_reg_1286  |   32   |
| mul_ln61_1_reg_1336 |   32   |
| mul_ln61_2_reg_1341 |   32   |
|  mul_ln61_reg_1331  |   32   |
|  mul_ln71_reg_1376  |   32   |
|  mul_ln72_reg_1381  |   32   |
| trunc_ln30_reg_1206 |   30   |
|trunc_ln34_1_reg_1216|   31   |
| trunc_ln34_reg_1211 |   31   |
|trunc_ln38_1_reg_1261|   31   |
| trunc_ln38_reg_1256 |   30   |
| trunc_ln43_reg_1281 |   31   |
| trunc_ln48_reg_1301 |   30   |
|trunc_ln53_1_reg_1306|   31   |
| trunc_ln53_reg_1321 |   31   |
|trunc_ln64_1_reg_1361|   31   |
| trunc_ln64_reg_1346 |   30   |
+---------------------+--------+
|        Total        |  1780  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_66 |  p0  |  10  |  10  |   100  ||    47   |
|  grp_access_fu_66 |  p2  |  10  |   0  |    0   ||    47   |
| grp_access_fu_129 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_129 |  p1  |  10  |  32  |   320  ||    47   |
| grp_access_fu_129 |  p2  |   9  |   0  |    0   ||    44   |
| grp_access_fu_129 |  p4  |   9  |  10  |   90   ||    44   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   610  ||  8.582  ||   276   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   165  |    -   |    0   |  2468  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   276  |
|  Register |    -   |    -   |  1780  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   165  |    8   |  1780  |  2744  |
+-----------+--------+--------+--------+--------+
