// Seed: 1835626629
module module_0;
  assign id_1[-1] = -1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_1 = (1);
  assign id_5 = id_3;
endmodule
module module_2 (
    input tri  id_0,
    input wand id_1
);
  always id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
