<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu19p-fsvb3824-2-e</Part>
        <TopModelName>cnn_hls</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_139_1>
                <Slack>2.41</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_123_1>
                    <Slack>2.41</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_123_1>
                <VITIS_LOOP_103_1>
                    <Slack>2.41</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_103_1>
                <VITIS_LOOP_151_1>
                    <Slack>2.41</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_151_1>
            </VITIS_LOOP_139_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../tutorial_example/source/hls.cpp:130</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_139_1>
                    <Name>VITIS_LOOP_139_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:139</SourceLocation>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../tutorial_example/source/cnn.h:123~../tutorial_example/source/hls.cpp:147</SourceLocation>
                    </VITIS_LOOP_123_1>
                    <VITIS_LOOP_103_1>
                        <Name>VITIS_LOOP_103_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../tutorial_example/source/cnn.h:103~../tutorial_example/source/hls.cpp:149</SourceLocation>
                    </VITIS_LOOP_103_1>
                    <VITIS_LOOP_151_1>
                        <Name>VITIS_LOOP_151_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../tutorial_example/source/cnn.h:151~../tutorial_example/source/hls.cpp:152</SourceLocation>
                    </VITIS_LOOP_151_1>
                </VITIS_LOOP_139_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>13</DSP>
            <FF>6392</FF>
            <LUT>5712</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>3840</DSP>
            <FF>8171520</FF>
            <LUT>4085760</LUT>
            <URAM>320</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ce</name>
            <Object>cnn_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_core</name>
            <Object>ap_core</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_part</name>
            <Object>ap_part</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_parent</name>
            <Object>ap_parent</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>width</name>
            <Object>width</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>height</name>
            <Object>height</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter</name>
            <Object>filter</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_address0</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_ce0</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_q0</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_address1</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_ce1</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_we1</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pixel_d1</name>
            <Object>pixel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_map_address0</name>
            <Object>filter_map</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_map_ce0</name>
            <Object>filter_map</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filter_map_q0</name>
            <Object>filter_map</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_address0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_ce0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_we0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_d0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_q0</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_address1</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_ce1</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_we1</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sum_d1</name>
            <Object>sum</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cnn_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238</InstName>
                    <ModuleName>cnn_hls_Pipeline_VITIS_LOOP_165_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <BindInstances>icmp_ln165_fu_135_p2 add_ln165_fu_155_p2 sdiv_13ns_32ns_13_17_1_U1 mac_muladd_13s_13s_13ns_13_4_1_U3 srem_13ns_32ns_13_17_1_U2 mac_muladd_13s_13s_13ns_13_4_1_U3 mac_muladd_8s_8s_32s_32_4_1_U4 mac_muladd_8s_8s_32s_32_4_1_U4 mac_muladd_8s_8s_32s_32_4_1_U4</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253</InstName>
                    <ModuleName>cnn_hls_Pipeline_VITIS_LOOP_153_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>253</ID>
                    <BindInstances>icmp_ln153_fu_136_p2 add_ln154_fu_142_p2 mac_muladd_13s_13s_13ns_13_4_1_U16 mac_muladd_13s_13s_13ns_13_4_1_U16 addr_cmp_fu_167_p2 reuse_select_fu_172_p3 add_ln154_3_fu_188_p2 add_ln154_2_fu_193_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262</InstName>
                    <ModuleName>cnn_hls_Pipeline_VITIS_LOOP_105_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>262</ID>
                    <BindInstances>mul_13s_13s_13_1_1_U21 add_ln106_fu_142_p2 addr_cmp_fu_176_p2 reuse_select_fu_181_p3 add_ln105_fu_160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272</InstName>
                    <ModuleName>cnn_hls_Pipeline_VITIS_LOOP_125_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <BindInstances>icmp_ln125_fu_95_p2 add_ln126_fu_105_p2 add_ln126_1_fu_116_p2 add_ln125_fu_122_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>target_fu_304_p2 core_rwidth_fu_310_p2 add_ln75_fu_320_p2 core_rheight_fu_356_p2 mul_32s_32s_32_2_1_U30 mul_32s_32s_32_2_1_U31 sub_i11_fu_326_p2 y_1_fu_361_p2 mul_13s_13s_13_1_1_U32 add_ln128_fu_370_p2 icmp_ln139_fu_385_p2 add_ln139_fu_390_p2 mac_muladd_6s_6s_6ns_6_4_1_U34 mac_muladd_6s_6s_6ns_6_4_1_U34 icmp_ln144_fu_400_p2 icmp_ln146_fu_417_p2 icmp_ln151_fu_438_p2 add_ln151_fu_443_p2 add_ln156_fu_550_p2 r0_2_fu_458_p2 icmp_ln103_fu_473_p2 add_ln103_fu_478_p2 add_ln104_fu_484_p2 r0_1_fu_494_p2 c0_1_fu_422_p2 target_3_fu_427_p3 icmp_ln123_fu_514_p2 add_ln123_fu_519_p2 mul_13s_13s_13_1_1_U33 add_ln128_1_fu_567_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cnn_hls_Pipeline_VITIS_LOOP_165_1</Name>
            <Loops>
                <VITIS_LOOP_165_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_1>
                        <Name>VITIS_LOOP_165_1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_165_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/cnn.h:163~../tutorial_example/source/hls.cpp:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_165_1>
                            <Name>VITIS_LOOP_165_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../tutorial_example/source/cnn.h:168~../tutorial_example/source/hls.cpp:141</SourceLocation>
                        </VITIS_LOOP_165_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4777</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3646</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_165_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln165_fu_135_p2" SOURCE="../tutorial_example/source/cnn.h:165" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_155_p2" SOURCE="../tutorial_example/source/cnn.h:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="16" LOOP="VITIS_LOOP_165_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_13ns_32ns_13_17_1_U1" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_165_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U3" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op srem" DSP="0" ID="" IMPL="auto" LATENCY="16" LOOP="VITIS_LOOP_165_1" OPTYPE="srem" PRAGMA="" RTLNAME="srem_13ns_32ns_13_17_1_U2" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="srem_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_165_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U3" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_165_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U4" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln168_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_165_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U4" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln168_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_165_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U4" SOURCE="../tutorial_example/source/cnn.h:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_hls_Pipeline_VITIS_LOOP_153_2</Name>
            <Loops>
                <VITIS_LOOP_153_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.257</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_2>
                        <Name>VITIS_LOOP_153_2</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/cnn.h:150~../tutorial_example/source/hls.cpp:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_153_2>
                            <Name>VITIS_LOOP_153_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>2</IterationDistance>
                            <SourceLocation>../tutorial_example/source/cnn.h:154~../tutorial_example/source/hls.cpp:152</SourceLocation>
                        </VITIS_LOOP_153_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>145</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>290</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_153_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln153_fu_136_p2" SOURCE="../tutorial_example/source/cnn.h:153" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_142_p2" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_153_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U16" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_13s_13ns_13_4_1_U16" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_153_2" OPTYPE="seteq" PRAGMA="" RTLNAME="addr_cmp_fu_167_p2" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_cmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_153_2" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_172_p3" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="reuse_select" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_3_fu_188_p2" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_2_fu_193_p2" SOURCE="../tutorial_example/source/cnn.h:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_hls_Pipeline_VITIS_LOOP_105_2</Name>
            <Loops>
                <VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.003</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_105_2</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/cnn.h:102~../tutorial_example/source/hls.cpp:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_2>
                            <Name>VITIS_LOOP_105_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>2</IterationDistance>
                            <SourceLocation>../tutorial_example/source/cnn.h:105~../tutorial_example/source/hls.cpp:149</SourceLocation>
                        </VITIS_LOOP_105_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>255</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>302</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_13s_13_1_1_U21" SOURCE="../tutorial_example/source/cnn.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_142_p2" SOURCE="../tutorial_example/source/cnn.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="seteq" PRAGMA="" RTLNAME="addr_cmp_fu_176_p2" SOURCE="../tutorial_example/source/cnn.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_cmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_181_p3" SOURCE="../tutorial_example/source/cnn.h:106" STORAGESUBTYPE="" URAM="0" VARIABLE="reuse_select" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_160_p2" SOURCE="../tutorial_example/source/cnn.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_hls_Pipeline_VITIS_LOOP_125_2</Name>
            <Loops>
                <VITIS_LOOP_125_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_2>
                        <Name>VITIS_LOOP_125_2</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_125_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/cnn.h:116~../tutorial_example/source/hls.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_125_2>
                            <Name>VITIS_LOOP_125_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../tutorial_example/source/cnn.h:125~../tutorial_example/source/hls.cpp:147</SourceLocation>
                        </VITIS_LOOP_125_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_125_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln125_fu_95_p2" SOURCE="../tutorial_example/source/cnn.h:125" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_105_p2" SOURCE="../tutorial_example/source/cnn.h:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_1_fu_116_p2" SOURCE="../tutorial_example/source/cnn.h:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_122_p2" SOURCE="../tutorial_example/source/cnn.h:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_hls</Name>
            <Loops>
                <VITIS_LOOP_139_1>
                    <VITIS_LOOP_123_1/>
                    <VITIS_LOOP_103_1/>
                    <VITIS_LOOP_151_1/>
                </VITIS_LOOP_139_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_1>
                        <Name>VITIS_LOOP_139_1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238</Instance>
                        </InstanceList>
                        <VITIS_LOOP_123_1>
                            <Name>VITIS_LOOP_123_1</Name>
                            <Slack>2.41</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272</Instance>
                            </InstanceList>
                        </VITIS_LOOP_123_1>
                        <VITIS_LOOP_103_1>
                            <Name>VITIS_LOOP_103_1</Name>
                            <Slack>2.41</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262</Instance>
                            </InstanceList>
                        </VITIS_LOOP_103_1>
                        <VITIS_LOOP_151_1>
                            <Name>VITIS_LOOP_151_1</Name>
                            <Slack>2.41</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253</Instance>
                            </InstanceList>
                        </VITIS_LOOP_151_1>
                    </VITIS_LOOP_139_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:130</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_139_1>
                            <Name>VITIS_LOOP_139_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../tutorial_example/source/hls.cpp:139</SourceLocation>
                            <VITIS_LOOP_123_1>
                                <Name>VITIS_LOOP_123_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../tutorial_example/source/cnn.h:123~../tutorial_example/source/hls.cpp:147</SourceLocation>
                            </VITIS_LOOP_123_1>
                            <VITIS_LOOP_103_1>
                                <Name>VITIS_LOOP_103_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../tutorial_example/source/cnn.h:103~../tutorial_example/source/hls.cpp:149</SourceLocation>
                            </VITIS_LOOP_103_1>
                            <VITIS_LOOP_151_1>
                                <Name>VITIS_LOOP_151_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../tutorial_example/source/cnn.h:151~../tutorial_example/source/hls.cpp:152</SourceLocation>
                            </VITIS_LOOP_151_1>
                        </VITIS_LOOP_139_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6392</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5712</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="target_fu_304_p2" SOURCE="../tutorial_example/source/cnn.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="target" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="core_rwidth_fu_310_p2" SOURCE="../tutorial_example/source/cnn.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="core_rwidth" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_320_p2" SOURCE="../tutorial_example/source/cnn.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="core_rheight_fu_356_p2" SOURCE="../tutorial_example/source/cnn.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="core_rheight" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U30" SOURCE="../tutorial_example/source/hls.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U31" SOURCE="../tutorial_example/source/hls.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i11_fu_326_p2" SOURCE="../tutorial_example/source/cnn.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_1_fu_361_p2" SOURCE="../tutorial_example/source/cnn.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="y_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_13s_13_1_1_U32" SOURCE="../tutorial_example/source/hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_370_p2" SOURCE="../tutorial_example/source/cnn.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln139_fu_385_p2" SOURCE="../tutorial_example/source/hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_390_p2" SOURCE="../tutorial_example/source/hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_139_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6s_6s_6ns_6_4_1_U34" SOURCE="../tutorial_example/source/hls.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6s_6s_6ns_6_4_1_U34" SOURCE="../tutorial_example/source/hls.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_400_p2" SOURCE="../tutorial_example/source/hls.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_417_p2" SOURCE="../tutorial_example/source/hls.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln151_fu_438_p2" SOURCE="../tutorial_example/source/cnn.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_443_p2" SOURCE="../tutorial_example/source/cnn.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_550_p2" SOURCE="../tutorial_example/source/cnn.h:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="r0_2_fu_458_p2" SOURCE="../tutorial_example/source/hls.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="r0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln103_fu_473_p2" SOURCE="../tutorial_example/source/cnn.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_478_p2" SOURCE="../tutorial_example/source/cnn.h:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_484_p2" SOURCE="../tutorial_example/source/cnn.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="r0_1_fu_494_p2" SOURCE="../tutorial_example/source/hls.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="r0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="add" PRAGMA="" RTLNAME="c0_1_fu_422_p2" SOURCE="../tutorial_example/source/hls.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="c0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_139_1" OPTYPE="select" PRAGMA="" RTLNAME="target_3_fu_427_p3" SOURCE="../tutorial_example/source/hls.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="target_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln123_fu_514_p2" SOURCE="../tutorial_example/source/cnn.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_519_p2" SOURCE="../tutorial_example/source/cnn.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_13s_13_1_1_U33" SOURCE="../tutorial_example/source/cnn.h:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_567_p2" SOURCE="../tutorial_example/source/cnn.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_interface clock_enable="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ap_core" index="0" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_core" name="ap_core" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_part" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_part" name="ap_part" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_parent" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_parent" name="ap_parent" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="width" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="height" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="filter" name="filter" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pixel" index="6" direction="inout" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pixel_address0" name="pixel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="pixel_ce0" name="pixel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="pixel_q0" name="pixel_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="pixel_address1" name="pixel_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="pixel_ce1" name="pixel_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="pixel_we1" name="pixel_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="pixel_d1" name="pixel_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter_map" index="7" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="filter_map_address0" name="filter_map_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="filter_map_ce0" name="filter_map_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="filter_map_q0" name="filter_map_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum" index="8" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sum_address0" name="sum_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_ce0" name="sum_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_we0" name="sum_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_d0" name="sum_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="sum_q0" name="sum_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="sum_address1" name="sum_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="sum_ce1" name="sum_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_we1" name="sum_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="sum_d1" name="sum_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
                <busParam busParamName="ASSOCIATED_CLKEN">ap_ce</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ce" type="clockenable" busTypeName="clockenable" mode="slave">
            <portMaps>
                <portMap portMapName="ap_ce">CE</portMap>
            </portMaps>
            <ports>
                <port>ap_ce</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_core" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_core">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_core</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_core"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_part" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_part">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_part</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_part"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_parent" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_parent">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_parent</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_parent"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="width" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="width">DATA</portMap>
            </portMaps>
            <ports>
                <port>width</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="width"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="height" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="height">DATA</portMap>
            </portMaps>
            <ports>
                <port>height</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="height"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="filter">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="filter"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pixel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="pixel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pixel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pixel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pixel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="pixel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pixel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pixel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pixel_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="pixel_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>pixel_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pixel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pixel_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="pixel_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>pixel_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pixel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter_map_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="filter_map_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter_map_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="filter_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="filter_map_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="filter_map_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>filter_map_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="filter_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="sum_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="sum_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sum_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="sum_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>sum_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="sum"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="filter_map_address0">out, 6</column>
                    <column name="filter_map_q0">in, 8</column>
                    <column name="pixel_address0">out, 13</column>
                    <column name="pixel_address1">out, 13</column>
                    <column name="pixel_d1">out, 8</column>
                    <column name="pixel_q0">in, 8</column>
                    <column name="sum_address0">out, 12</column>
                    <column name="sum_address1">out, 12</column>
                    <column name="sum_d0">out, 32</column>
                    <column name="sum_d1">out, 32</column>
                    <column name="sum_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_core">ap_none, in, 8</column>
                    <column name="ap_parent">ap_none, in, 8</column>
                    <column name="ap_part">ap_none, in, 8</column>
                    <column name="filter">ap_none, in, 32</column>
                    <column name="height">ap_none, in, 32</column>
                    <column name="width">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_ce">clockenable, ap_ce</column>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ap_core">in, unsigned char</column>
                    <column name="ap_part">in, unsigned char</column>
                    <column name="ap_parent">in, unsigned char</column>
                    <column name="width">in, int</column>
                    <column name="height">in, int</column>
                    <column name="filter">in, int</column>
                    <column name="pixel">inout, char*</column>
                    <column name="filter_map">in, char*</column>
                    <column name="sum">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ap_core">ap_core, port, </column>
                    <column name="ap_part">ap_part, port, </column>
                    <column name="ap_parent">ap_parent, port, </column>
                    <column name="width">width, port, </column>
                    <column name="height">height, port, </column>
                    <column name="filter">filter, port, </column>
                    <column name="pixel">pixel_address0, port, offset</column>
                    <column name="pixel">pixel_ce0, port, </column>
                    <column name="pixel">pixel_q0, port, </column>
                    <column name="pixel">pixel_address1, port, offset</column>
                    <column name="pixel">pixel_ce1, port, </column>
                    <column name="pixel">pixel_we1, port, </column>
                    <column name="pixel">pixel_d1, port, </column>
                    <column name="filter_map">filter_map_address0, port, offset</column>
                    <column name="filter_map">filter_map_ce0, port, </column>
                    <column name="filter_map">filter_map_q0, port, </column>
                    <column name="sum">sum_address0, port, offset</column>
                    <column name="sum">sum_ce0, port, </column>
                    <column name="sum">sum_we0, port, </column>
                    <column name="sum">sum_d0, port, </column>
                    <column name="sum">sum_q0, port, </column>
                    <column name="sum">sum_address1, port, offset</column>
                    <column name="sum">sum_ce1, port, </column>
                    <column name="sum">sum_we1, port, </column>
                    <column name="sum">sum_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:100" status="valid" parentFunction="shiftup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:114" status="valid" parentFunction="shiftleft" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:138" status="valid" parentFunction="shiftdown" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:17" status="valid" parentFunction="assign_array_complete" variable="arr_complete" isDirective="0" options="variable=arr_complete type=complete"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:35" status="valid" parentFunction="vector_add" variable="vec_s1" isDirective="0" options="variable=vec_s1"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:36" status="valid" parentFunction="vector_add" variable="vec_s2" isDirective="0" options="variable=vec_s2"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:37" status="valid" parentFunction="vector_add" variable="vec_d1" isDirective="0" options="variable=vec_d1"/>
        <Pragma type="pipeline" location="../tutorial_example/source/hls.cpp:46" status="valid" parentFunction="fill_value" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:66" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="tc_arr" isDirective="0" options="variable=tc_arr type=complete"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:67" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="no_p_arr" isDirective="0" options="variable=no_p_arr type=complete"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:68" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="no_q_arr" isDirective="0" options="variable=no_q_arr type=complete"/>
        <Pragma type="unroll" location="../tutorial_example/source/hls.cpp:78" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="" isDirective="0" options="OFF = TRUE"/>
        <Pragma type="pipeline" location="../tutorial_example/source/hls.cpp:88" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../tutorial_example/source/hls.cpp:118" status="valid" parentFunction="cnn_hls" variable="pixel" isDirective="0" options="ap_memory port=pixel storage_type=RAM_2P"/>
    </PragmaReport>
</profile>

