{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1626419920379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fftpga EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"fftpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626419920488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626419920535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626419920535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626419920535 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/fpga/fpga_prac/prac9/par/db/pll_clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 5053 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1626419920598 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/fpga/fpga_prac/prac9/par/db/pll_clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 5053 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1626419920598 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1626419921176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626419921488 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626419921488 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1626419921488 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626419921488 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28357 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626419921504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28359 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626419921504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28361 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626419921504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28363 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626419921504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28365 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1626419921504 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626419921504 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626419921504 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1626419921566 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4sk1 " "Entity dcfifo_4sk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8gj1 " "Entity dcfifo_8gj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1626419922972 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1626419922972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fftpga.sdc " "Synopsys Design Constraints File file not found: 'fftpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1626419923144 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_top:u_lcd_top\|clk_div:u_clk_div\|lcd_pclk " "Node: lcd_top:u_lcd_top\|clk_div:u_clk_div\|lcd_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1626419923175 "|firpga|lcd_top:u_lcd_top|clk_div:u_clk_div|lcd_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1626419923175 "|firpga|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aud_bclk " "Node: aud_bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1626419923175 "|firpga|aud_bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " "Node: wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1626419923175 "|firpga|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1626419923253 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1626419923253 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1626419923253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1626419923253 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1626419923253 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1626419923253 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1626419923253 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1626419923253 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1626419923253 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1626419923253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/fpga/fpga_prac/prac9/par/db/pll_clk_altpll.v" 80 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 5053 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "../rtl/firpga.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/firpga.v" 2 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28339 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 22124 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_top:u_lcd_top\|clk_div:u_clk_div\|lcd_pclk  " "Automatically promoted node lcd_top:u_lcd_top\|clk_div:u_clk_div\|lcd_pclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_top:u_lcd_top\|clk_div:u_clk_div\|lcd_pclk~0 " "Destination node lcd_top:u_lcd_top\|clk_div:u_clk_div\|lcd_pclk~0" {  } { { "../rtl/clk_div.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/clk_div.v" 13 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_top:u_lcd_top|clk_div:u_clk_div|lcd_pclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 9194 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_pclk~output " "Destination node lcd_pclk~output" {  } { { "../rtl/firpga.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/firpga.v" 32 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_pclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28335 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "../rtl/clk_div.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/clk_div.v" 13 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_top:u_lcd_top|clk_div:u_clk_div|lcd_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 848 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/audio/i2c_dri.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/audio/i2c_dri.v" 47 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 9251 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "../rtl/audio/i2c_dri.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/audio/i2c_dri.v" 47 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4983 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 22370 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 22208 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 22230 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "../rtl/firpga.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/firpga.v" 3 0 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 28338 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 25779 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 23084 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 24377 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fft_top:u_fft_top\|fft_fifo_ctrl:u_fft_ctrl\|fft_rst_n  " "Automatically promoted node fft_top:u_fft_top\|fft_fifo_ctrl:u_fft_ctrl\|fft_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[0\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[0\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4503 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[1\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[1\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4504 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[2\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[2\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4505 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[3\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[3\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4506 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[4\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[4\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4507 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[5\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[5\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4508 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[6\] " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[6\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4509 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|str_count_en " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|str_count_en" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 98 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 3747 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|data_rdy_int " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|data_rdy_int" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 147 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 3745 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|en_i " "Destination node fft_top:u_fft_top\|fft:u_fft\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|en_i" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 58 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft:u_fft|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 1129 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1626419923691 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1626419923691 ""}  } { { "../rtl/fft_fifo_ctrl.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/fft_fifo_ctrl.v" 40 -1 0 } } { "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_top:u_fft_top|fft_fifo_ctrl:u_fft_ctrl|fft_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 0 { 0 ""} 0 4732 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626419923691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1626419925081 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626419925097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626419925097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626419925112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626419925143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1626419925159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1626419926299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1626419926315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1626419926315 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[0\] aud_mclk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"aud_mclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/fpga/fpga_prac/prac9/par/db/pll_clk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/fpga/fpga_prac/prac9/par/ipcore/pll_clk.v" 99 0 0 } } { "../rtl/firpga.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/firpga.v" 61 0 0 } } { "../rtl/firpga.v" "" { Text "D:/fpga/fpga_prac/prac9/rtl/firpga.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1626419926378 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626419926971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1626419928377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626419930314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1626419930361 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1626419933657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626419933657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1626419935297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/fpga/fpga_prac/prac9/par/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1626419937797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1626419937797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626419938437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1626419938437 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1626419938437 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1626419938437 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1626419938765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626419938828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626419939531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626419939578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626419940562 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626419942186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga/fpga_prac/prac9/par/output_files/fftpga.fit.smsg " "Generated suppressed messages file D:/fpga/fpga_prac/prac9/par/output_files/fftpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1626419944077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5504 " "Peak virtual memory: 5504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626419946420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 15:19:06 2021 " "Processing ended: Fri Jul 16 15:19:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626419946420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626419946420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626419946420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626419946420 ""}
