#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov 11 01:21:18 2025
# Process ID         : 7344
# Current directory  : C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : DESKTOP-92OKADH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16901 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19451 MB
# Available Virtual  : 3342 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 63439
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1678.133 ; gain = 179.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v:55]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.v:55]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_16s_10s_26_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_16s_10s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_16s_10s_26_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_16s_10s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_19s_8ns_26_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_19s_8ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_19s_8ns_26_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_19s_8ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_19s_8ns_27_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_19s_8ns_27_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_19s_8ns_27_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_19s_8ns_27_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_mul_18s_7ns_25_1_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_18s_7ns_25_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_mul_18s_7ns_25_1_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_mul_18s_7ns_25_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_13ns_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_12s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_11s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_10s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9ns_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_9s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8ns_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_17s_17s_9s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_17s_17s_9s_27_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_am_addmul_16s_16s_8s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:61]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1' (0#1) [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:61]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce0 in module FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1888.789 ; gain = 389.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.789 ; gain = 389.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1888.789 ; gain = 389.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1888.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.805 ; gain = 26.062
Finished Parsing XDC File [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FIR_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2090.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2099.730 ; gain = 8.926
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2099.730 ; gain = 600.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2099.730 ; gain = 600.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2099.730 ; gain = 600.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIR_HLS_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIR_HLS_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 2099.730 ; gain = 600.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   3 Input   31 Bit       Adders := 1     
	   4 Input   31 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   30 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 3     
	   2 Input   29 Bit       Adders := 4     
	   3 Input   29 Bit       Adders := 3     
	   2 Input   28 Bit       Adders := 8     
	   3 Input   28 Bit       Adders := 3     
	   4 Input   28 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 3     
	   4 Input   27 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 7     
	   5 Input   26 Bit       Adders := 2     
	   4 Input   26 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 10    
	   3 Input   26 Bit       Adders := 2     
	   4 Input   25 Bit       Adders := 2     
	   3 Input   25 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   4 Input   24 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 3     
	   5 Input   24 Bit       Adders := 1     
	   4 Input   23 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   4 Input   19 Bit       Adders := 15    
	   3 Input   19 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 16    
	   3 Input   18 Bit       Adders := 25    
	   2 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 54    
	   3 Input   17 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	               29 Bit    Registers := 5     
	               28 Bit    Registers := 11    
	               27 Bit    Registers := 14    
	               26 Bit    Registers := 9     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 13    
	               18 Bit    Registers := 40    
	               17 Bit    Registers := 59    
	               16 Bit    Registers := 202   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input  392 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '28' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '24' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '24' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '23' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '23' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '26' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '27' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '30' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '30' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '29' bits. [c:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b504/hdl/verilog/FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v:40]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x4a)')')'.
DSP Report: register tmp269_reg_10709_reg is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x4e)')')'.
DSP Report: register p_4_reg_10479_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x54)')'.
DSP Report: register tmp108_reg_11034_reg is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x5c)')')'.
DSP Report: register tmp159_reg_11893_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D'-A)*(B:0x16)')'+1-1)'.
DSP Report: register tmp278_reg_12288_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'-A)*(B:0x1a)')')'.
DSP Report: register tmp266_reg_12369_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x2c)')'.
DSP Report: register tmp135_reg_12040_reg is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x2a)')')'.
DSP Report: register p_21_reg_10564_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_040_reg_12436_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D'-A)*(B:0x2e)')'.
DSP Report: register tmp122_reg_12394_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A2*(B:0x32).
DSP Report: register tmp247_reg_12399_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_7ns_25_1_1_U5/tmp_product is absorbed into DSP ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3ffda)')')'.
DSP Report: register tmp189_reg_10964_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x46)')')'.
DSP Report: register p_51_reg_10714_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_0100_reg_12268_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A)*(B:0x36)')')'.
DSP Report: register ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp44_reg_12303_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A2)*(B:0x3ffa6)')'.
DSP Report: register p_75_reg_10834_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A*(B:0x6e).
DSP Report: register ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_19s_8ns_26_1_1_U2/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff9a)')'.
DSP Report: register p_87_reg_10894_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x76)')')'.
DSP Report: register p_82_reg_10869_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp436_reg_12081_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3ff7a)')')'.
DSP Report: register p_88_reg_10899_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_0174_reg_12061_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A2)*(B:0x4c)')'.
DSP Report: register tmp111_reg_11857_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A2*(B:0x5e).
DSP Report: register tmp27_reg_12182_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_19s_8ns_27_1_1_U3/tmp_product is absorbed into DSP ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A2)*(B:0x3ffa8)')'.
DSP Report: register tmp167_reg_11309_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A2*(B:0x3a).
DSP Report: register tmp219_reg_12212_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_18s_7ns_25_1_1_U4/tmp_product is absorbed into DSP ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A)*(B:0x9a)')')'.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp192_reg_11964_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff4c)')'.
DSP Report: register tmp131_reg_11124_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3ff4a)')')'.
DSP Report: register p_104_reg_10979_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_27s_27_4_1_U60/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff98)')'.
DSP Report: register p_102_reg_10969_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D+A2)*(B:0x8a)')')'.
DSP Report: register p_98_reg_10949_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp428_reg_11999_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0xd0)')'.
DSP Report: register p_112_reg_11019_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0xb8)')')'.
DSP Report: register p_111_reg_11014_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x9c)')'.
DSP Report: register p_114_reg_11029_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0xc6)')')'.
DSP Report: register p_113_reg_11024_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3ff54)')')'.
DSP Report: register tmp126_reg_11199_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp127_reg_11878_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3ff6a)')')'.
DSP Report: register tmp128_reg_11229_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3fd14)')'.
DSP Report: register p_167_reg_11294_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3fd22)')')'.
DSP Report: register p_166_reg_11289_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_28s_28_4_1_U30/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x270)')'.
DSP Report: register p_172_reg_11319_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x112)')')'.
DSP Report: register p_171_reg_11314_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3fd86)')'.
DSP Report: register p_168_reg_11299_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x3fe6a)')')'.
DSP Report: register p_169_reg_11304_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_218_reg_11570_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_28s_28_4_1_U28/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x356)')'.
DSP Report: register p_176_reg_11339_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x416)')')'.
DSP Report: register p_175_reg_11334_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23/FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (-C'+((D+A2)*(B:0x1ec)')'+1-1)'.
DSP Report: register p_177_reg_11344_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3fdca)')')'.
DSP Report: register p_179_reg_11354_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_208_reg_11499_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x386)')')'.
DSP Report: register p_173_reg_11324_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3fda0)')'.
DSP Report: register p_165_reg_11284_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3fe74)')')'.
DSP Report: register p_164_reg_11279_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U32/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x1ba6)')'.
DSP Report: register p_191_reg_11414_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x1700)')')'.
DSP Report: register p_190_reg_11409_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9/FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D+A2)*(B:0x1f06)')'.
DSP Report: register p_192_reg_11419_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: PCIN+A2*(B:0x3feea).
DSP Report: register p_s_reg_10459_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_10s_26_1_1_U1/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x20cc)')')'.
DSP Report: register p_193_reg_11424_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_194_reg_11429_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x1184)')'.
DSP Report: register p_189_reg_11404_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0xbb4)')')'.
DSP Report: register p_188_reg_11399_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3f90e)')'.
DSP Report: register p_183_reg_11374_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3f8f2)')')'.
DSP Report: register p_182_reg_11369_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U17/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x614)')'.
DSP Report: register p_187_reg_11394_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x11a)')')'.
DSP Report: register p_186_reg_11389_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3fa6e)')'.
DSP Report: register p_184_reg_11379_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x3fd24)')')'.
DSP Report: register p_185_reg_11384_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_202_reg_11464_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_11s_29s_29_4_1_U15/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3f9e8)')'.
DSP Report: register p_181_reg_11364_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3fba4)')')'.
DSP Report: register p_180_reg_11359_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_12s_29s_29_4_1_U19/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x114)')'.
DSP Report: register p_128_reg_11099_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A)*(B:0x10a)')')'.
DSP Report: register ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp170_reg_11759_reg is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48/FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff5e)')'.
DSP Report: register p_122_reg_11069_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3ff22)')')'.
DSP Report: register p_121_reg_11064_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U51/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0xd6)')')'.
DSP Report: register p_126_reg_11089_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3ff0e)')')'.
DSP Report: register p_120_reg_11059_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3ff5a)')'.
DSP Report: register p_138_reg_11149_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*(B:0x6c)')')'.
DSP Report: register p_140_reg_11159_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_247_reg_11744_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x150)')')'.
DSP Report: register p_142_reg_11169_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_245_reg_11729_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3fef2)')')'.
DSP Report: register p_134_reg_11129_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0xa4)')')'.
DSP Report: register p_130_reg_11109_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D'+A2)*(B:0x3febe)')')'.
DSP Report: register p_149_reg_11204_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_238_reg_11684_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x3fe52)')')'.
DSP Report: register p_152_reg_11219_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x3fe2e)')'.
DSP Report: register p_151_reg_11214_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x3fe54)')')'.
DSP Report: register p_150_reg_11209_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_10s_27s_27_4_1_U38/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x16e)')'.
DSP Report: register p_144_reg_11179_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x17e)')')'.
DSP Report: register p_143_reg_11174_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x160)')')'.
DSP Report: register p_161_reg_11264_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+A2)*(B:0x224)')'.
DSP Report: register p_158_reg_11249_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((D+A2)*(B:0x1b2)')')'.
DSP Report: register p_157_reg_11244_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port reset in module FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce0 in module FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2099.730 ; gain = 600.875
---------------------------------------------------------------------------------
 Sort Area is  am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg_5b : 0 0 : 2864 5809 : Used 1 time 0
 Sort Area is  am_addmul_18s_18s_7ns_27_4_1_U80/FIR_HLS_am_addmul_18s_18s_7ns_27_4_1_DSP48_0_U/p_reg_reg_5b : 0 1 : 2945 5809 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg_54 : 0 0 : 2861 5586 : Used 1 time 0
 Sort Area is  am_addmul_17s_18s_6ns_25_4_1_U74/FIR_HLS_am_addmul_17s_18s_6ns_25_4_1_DSP48_0_U/p_reg_reg_54 : 0 1 : 2725 5586 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 2639 5584 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U47/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_15 : 0 1 : 2945 5584 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg_3b : 0 0 : 2753 5472 : Used 1 time 0
 Sort Area is  am_addmul_17s_17s_9s_27_4_1_U59/FIR_HLS_am_addmul_17s_17s_9s_27_4_1_DSP48_0_U/p_reg_reg_3b : 0 1 : 2719 5472 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 2639 5384 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U14/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_19 : 0 1 : 2745 5384 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 2639 5379 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U27/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_2e : 0 1 : 2740 5379 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 2639 5378 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_31_4_1_U8/FIR_HLS_am_addmul_16s_16s_13ns_31_4_1_DSP48_0_U/p_reg_reg_25 : 0 1 : 2739 5378 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 2639 5373 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_13ns_30_4_1_U10/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1_DSP48_0_U/p_reg_reg_1e : 0 1 : 2734 5373 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 2639 5369 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U42/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_e : 0 1 : 2730 5369 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 2639 5368 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U16/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_1d : 0 1 : 2729 5368 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 2639 5368 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_12s_29_4_1_U18/FIR_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U/p_reg_reg_17 : 0 1 : 2729 5368 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 2639 5363 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg_2d : 0 1 : 2724 5363 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 2639 5363 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11ns_28_4_1_U12/FIR_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U/p_reg_reg_1b : 0 1 : 2724 5363 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_31 : 0 0 : 2639 5363 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_28_4_1_U29/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg_31 : 0 1 : 2724 5363 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 2639 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_27_4_1_U25/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg_30 : 0 1 : 2719 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2639 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10ns_27_4_1_U34/FIR_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U/p_reg_reg_0 : 0 1 : 2719 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2639 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_10s_27_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg_6 : 0 1 : 2719 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 2639 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_11s_27_4_1_U31/FIR_HLS_am_addmul_16s_16s_11s_27_4_1_DSP48_0_U/p_reg_reg_27 : 0 1 : 2719 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 2639 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9ns_27_4_1_U40/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U/p_reg_reg_5 : 0 1 : 2719 5358 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_34 : 0 0 : 2639 5353 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_26_4_1_U53/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_34 : 0 1 : 2714 5353 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_37 : 0 0 : 2639 5353 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8ns_26_4_1_U56/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1_DSP48_0_U/p_reg_reg_37 : 0 1 : 2714 5353 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 2639 5353 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_9s_26_4_1_U50/FIR_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U/p_reg_reg_13 : 0 1 : 2714 5353 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg_42 : 0 0 : 2838 3438 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68/FIR_HLS_ama_addmuladd_17s_18s_7ns_27s_27_4_1_DSP48_0_U/m_reg_reg_42 : 0 1 : 600 3438 : Used 1 time 0
 Sort Area is  ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg_51 : 0 0 : 3026 3403 : Used 1 time 0
 Sort Area is  ama_submuladd_19s_16s_6ns_25s_25_4_1_U73/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_25_4_1_DSP48_0_U/m_reg_reg_51 : 0 1 : 377 3403 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg_20 : 0 0 : 2615 3249 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6/FIR_HLS_ama_addmuladd_16s_16s_13ns_26s_30_4_1_DSP48_0_U/m_reg_reg_20 : 0 1 : 634 3249 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg_49 : 0 0 : 2615 3192 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8s_26s_26_4_1_U67/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0_U/m_reg_reg_49 : 0 1 : 577 3192 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_16s_5ns_22s_23_4_1_U77/FIR_HLS_ama_submuladd_18s_16s_5ns_22s_23_4_1_DSP48_0_U/p_reg_reg_59 : 0 0 : 3109 3109 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg_3f : 0 0 : 2725 3104 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_8s_25s_26_4_1_U69/FIR_HLS_ama_addmuladd_17s_17s_8s_25s_26_4_1_DSP48_0_U/m_reg_reg_3f : 0 1 : 379 3104 : Used 1 time 0
 Sort Area is  ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72/FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0_U/p_reg_reg_4b : 0 0 : 3054 3054 : Used 1 time 0
 Sort Area is  ama_submuladd_18s_16s_5ns_24s_24_4_1_U76/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1_DSP48_0_U/p_reg_reg_57 : 0 0 : 3006 3006 : Used 1 time 0
 Sort Area is  ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63/FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0_U/p_reg_reg_3d : 0 0 : 2947 2947 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_9s_26s_27_4_1_U55/FIR_HLS_ama_addmuladd_17s_17s_9s_26s_27_4_1_DSP48_0_U/p_reg_reg_35 : 0 0 : 2852 2852 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_9s_24s_26_4_1_U58/FIR_HLS_ama_addmuladd_17s_17s_9s_24s_26_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 2831 2831 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78/FIR_HLS_ama_addmuladd_17s_17s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg_5f : 0 0 : 2828 2828 : Used 1 time 0
 Sort Area is  ama_addmuladd_17s_17s_7s_22s_24_4_1_U70/FIR_HLS_ama_addmuladd_17s_17s_7s_22s_24_4_1_DSP48_0_U/p_reg_reg_4d : 0 0 : 2821 2821 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20/FIR_HLS_ama_addmuladd_16s_16s_9ns_20s_26_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 2817 2817 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7/FIR_HLS_ama_addmuladd_16s_16s_14ns_30s_32_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 2763 2763 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2737 2737 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_11s_26s_28_4_1_U21/FIR_HLS_ama_addmuladd_16s_16s_11s_26s_28_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 2737 2737 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 2737 2737 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U/p_reg_reg_46 : 0 0 : 2734 2734 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_25_4_1_DSP48_0_U/p_reg_reg_39 : 0 0 : 2734 2734 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_25s_26_4_1_U66/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1_DSP48_0_U/p_reg_reg_47 : 0 0 : 2732 2732 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1_DSP48_0_U/p_reg_reg_4f : 0 0 : 2727 2727 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 2724 2724 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_26s_27_4_1_U36/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 2721 2721 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U/p_reg_reg_5e : 0 0 : 2721 2721 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9s_26s_26_4_1_U52/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 2721 2721 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_10s_27s_28_4_1_U45/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 2719 2719 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 2719 2719 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 2716 2716 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33/FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1_DSP48_0_U/p_reg_reg_3 : 0 0 : 2716 2716 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8s_25_4_1_U61/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg_38 : 0 0 : 2639 2639 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_8s_25_4_1_U64/FIR_HLS_am_addmul_16s_16s_8s_25_4_1_DSP48_0_U/p_reg_reg_45 : 0 0 : 2639 2639 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS                                              | (C+((D+A2)*(B:0x4a)')')'        | 17     | 18     | 26     | 17     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x4e)')')'        | 16     | 18     | 26     | 16     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x54)')'             | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x5c)')')'     | 18     | 18     | -      | 17     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (-C'+((D'-A)*(B:0x16)')'+1-1)'  | 17     | 18     | 21     | 18     | 23     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'-A)*(B:0x1a)')')'        | 17     | 18     | 24     | 18     | 24     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x2c)')'             | 18     | 18     | -      | 17     | 38     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A2)*(B:0x2a)')')'    | 16     | 18     | -      | 16     | 25     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D'-A)*(B:0x2e)')'             | 17     | 18     | -      | 19     | 39     | 0    | 1    | -    | 1    | 1     | 1    | 0    | 
|FIR_HLS                                              | PCIN+A2*(B:0x32)                | 18     | 7      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x3ffda)')')'     | 17     | 18     | 22     | 17     | 24     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x46)')')'       | 16     | 18     | 24     | 16     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0 | (C+((D'+A)*(B:0x36)')')'        | 16     | 18     | 25     | 19     | 26     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ffa6)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0  | PCIN+A*(B:0x6e)                 | 19     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ff9a)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C'+((D+A2)*(B:0x76)')')'       | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x3ff7a)')')'    | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x4c)')'             | 18     | 18     | -      | 17     | 38     | 1    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS                                              | PCIN+A2*(B:0x5e)                | 19     | 8      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ffa8)')'          | 17     | 18     | -      | 17     | 37     | 1    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS                                              | PCIN+A2*(B:0x3a)                | 18     | 7      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0 | (C+((D'+A)*(B:0x9a)')')'        | 16     | 18     | 26     | 18     | 27     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ff4c)')'          | 17     | 18     | -      | 17     | 37     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3ff4a)')')'  | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ff98)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C'+((D+A2)*(B:0x8a)')')'       | 16     | 18     | 25     | 16     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0xd0)')'             | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0xb8)')')'     | 16     | 18     | -      | 16     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x9c)')'             | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0xc6)')')'     | 16     | 18     | -      | 16     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x3ff54)')')'    | 17     | 18     | 26     | 17     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x3ff6a)')')'     | 17     | 18     | 24     | 17     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3fd14)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3fd22)')')'  | 16     | 18     | -      | 16     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x270)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x112)')')'    | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3fd86)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A2)*(B:0x3fe6a)')')' | 16     | 18     | -      | 16     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x356)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x416)')')'    | 16     | 18     | -      | 16     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (-C'+((D+A2)*(B:0x1ec)')'+1-1)' | 16     | 18     | 19     | 16     | 26     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x3fdca)')')'    | 16     | 18     | 26     | 16     | 28     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x386)')')'       | 16     | 18     | 28     | 16     | 28     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3fda0)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3fe74)')')'  | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x1ba6)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x1700)')')'   | 16     | 18     | -      | 16     | 31     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x1f06)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 0    | 
|FIR_HLS                                              | PCIN+A2*(B:0x3feea)             | 16     | 10     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x20cc)')')'     | 16     | 18     | 30     | 16     | 32     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x1184)')'           | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0xbb4)')')'    | 16     | 18     | -      | 16     | 30     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3f90e)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3f8f2)')')'  | 16     | 18     | -      | 16     | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x614)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x11a)')')'    | 16     | 18     | -      | 16     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3fa6e)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A2)*(B:0x3fd24)')')' | 16     | 18     | -      | 16     | 29     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3f9e8)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3fba4)')')'  | 16     | 18     | -      | 16     | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x114)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0 | (PCIN+((D'+A)*(B:0x10a)')')'    | 16     | 18     | -      | 18     | 27     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ff5e)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3ff22)')')'  | 16     | 18     | -      | 16     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0xd6)')')'        | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x3ff0e)')')'     | 16     | 18     | 26     | 16     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3ff5a)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A2)*(B:0x6c)')')'    | 16     | 18     | -      | 16     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x150)')')'      | 16     | 18     | 26     | 16     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x3fef2)')')'     | 16     | 18     | 27     | 16     | 28     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0xa4)')')'        | 16     | 18     | 27     | 16     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A2)*(B:0x3febe)')')'    | 16     | 18     | 26     | 16     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x3fe52)')')'     | 16     | 18     | 26     | 16     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x3fe2e)')'          | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x3fe54)')')'  | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x16e)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x17e)')')'    | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A2)*(B:0x160)')')'       | 16     | 18     | 25     | 16     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A2)*(B:0x224)')'            | 16     | 18     | -      | 16     | 36     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A2)*(B:0x1b2)')')'    | 16     | 18     | -      | 16     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
+-----------------------------------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 2622.273 ; gain = 1123.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:26 . Memory (MB): peak = 2786.445 ; gain = 1287.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:33 . Memory (MB): peak = 2809.902 ; gain = 1311.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name             | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[391] | 16     | 16         | 0      | 208     | 112    | 64     | 0      | 
+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 10     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 10     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 10     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 11     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 13     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 13     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 8      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 8      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 25     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 25     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 9      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 9      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 6      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (((D+A')'*B')')'           | 30     | 7      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 10     | 48     | 27     | 28     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A')'*B')')'     | 30     | 18     | -      | 27     | 28     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 11     | -      | 27     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 28     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A')'*B')')'     | 30     | 18     | -      | 27     | 29     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 12     | -      | 27     | 30     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A')'*B')'              | 30     | 13     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 0    | 1    | 
|FIR_HLS                                              | (PCIN+A'*B)'               | 30     | 18     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 13     | -      | 27     | 31     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 14     | 48     | 27     | 32     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A')'*B')')'     | 30     | 6      | -      | 27     | 25     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 7      | 48     | 27     | 25     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C'+((D+A')'*B')')'        | 30     | 7      | 48     | 27     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D'+A')'*B')')'     | 30     | 7      | -      | 27     | 26     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 7      | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C'+((D+A')'*B')')'        | 30     | 8      | 48     | 27     | 25     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 8      | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 8      | -      | 27     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 8      | -      | 27     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 8      | 48     | 27     | 27     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A')'*B')'              | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 0    | 1    | 
|FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1_DSP48_0  | (PCIN+A*B)'                | 30     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | (not(C')+((D+A')'*B')'+1)' | 30     | 9      | 48     | 27     | 26     | 1    | 1    | 1    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 9      | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 9      | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 9      | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 9      | -      | 27     | 28     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 26     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 18     | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 7      | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 18     | 48     | 27     | 24     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A')'*B')'              | 30     | 18     | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 0    | 1    | 
|FIR_HLS                                              | (PCIN+A'*B)'               | 30     | 6      | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | (C+((D+A')'*B')')'         | 30     | 18     | 48     | 27     | 26     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'+A')'*B')')'        | 30     | 18     | 48     | 27     | 27     | 1    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D+A')'*B')'              | 30     | 7      | -      | 27     | 0      | 1    | 1    | -    | 0    | 1     | 0    | 1    | 
|FIR_HLS                                              | (PCIN+A'*B)'               | 30     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FIR_HLS                                              | (PCIN+((D+A')'*B')')'      | 30     | 7      | -      | 27     | 27     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_16s_8ns_26s_27_4_1_DSP48_0 | (C+((D'+A)'*B')')'         | 30     | 8      | 48     | 27     | 27     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_18s_16s_9ns_27s_27_4_1_DSP48_0 | (PCIN+((D'+A)'*B')')'      | 30     | 9      | -      | 27     | 27     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|FIR_HLS_ama_addmuladd_19s_16s_6ns_25s_26_4_1_DSP48_0 | (C+((D'+A)'*B')')'         | 30     | 6      | 48     | 27     | 26     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (not(C')+((D'-A)'*B')'+1)' | 30     | 5      | 48     | 27     | 23     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | (C+((D'-A)'*B')')'         | 30     | 5      | 48     | 27     | 24     | 0    | 1    | 0    | 1    | 1     | 1    | 1    | 
|FIR_HLS                                              | ((D'-A)'*B')'              | 30     | 6      | -      | 27     | 0      | 0    | 1    | -    | 1    | 1     | 1    | 0    | 
|FIR_HLS                                              | (PCIN+A'*B)'               | 30     | 6      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   670|
|2     |DSP_ALU         |    81|
|4     |DSP_A_B_DATA    |    81|
|8     |DSP_C_DATA      |    81|
|10    |DSP_MULTIPLIER  |    81|
|12    |DSP_M_DATA      |    81|
|14    |DSP_OUTPUT      |    81|
|16    |DSP_PREADD      |    81|
|17    |DSP_PREADD_DATA |    81|
|20    |LUT1            |   159|
|21    |LUT2            |  2633|
|22    |LUT3            |  1427|
|23    |LUT4            |  1355|
|24    |LUT5            |   373|
|25    |LUT6            |   846|
|26    |MUXF7           |    96|
|27    |MUXF8           |    48|
|28    |SRLC32E         |   208|
|29    |FDRE            |  5569|
|30    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2985.430 ; gain = 1486.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:31 . Memory (MB): peak = 2985.430 ; gain = 1275.633
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2985.430 ; gain = 1486.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2985.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2985.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 81 instances

Synth Design complete | Checksum: 88775acc
INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 180 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 2985.430 ; gain = 2479.633
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2985.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4337d5fe5baf6877
INFO: [Coretcl 2-1174] Renamed 157 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2985.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 01:24:36 2025...
