/* Generated by Yosys 0.18+10 (git sha1 e9e2c024c, gcc 11.2.1 -fPIC -Os) */

module dpram_16x2048(clock1, rce_a, addr_a, rq_a, wce_a, wd_a, clock0, rce_b, addr_b, rq_b, wce_b, wd_b, id);
  input [10:0] addr_a;
  input [10:0] addr_b;
  input clock0;
  input clock1;
  input [-1:0] id;
  input rce_a;
  input rce_b;
  output [15:0] rq_a;
  output [15:0] rq_b;
  input wce_a;
  input wce_b;
  input [15:0] wd_a;
  input [15:0] wd_b;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _000_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _001_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _002_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _003_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _004_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _005_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _006_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _007_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _008_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _009_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _010_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _011_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _012_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _013_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _014_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _015_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _016_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _017_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _018_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _019_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _020_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _021_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _022_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _023_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _024_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _025_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _026_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _027_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _028_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _029_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _030_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _031_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _032_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _033_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _034_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _035_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _036_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _037_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _038_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _039_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _040_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _041_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _042_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _043_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _044_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _045_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _046_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _047_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _048_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _049_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _050_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _051_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _052_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _053_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _054_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _055_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _056_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _057_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _058_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _059_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _060_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _061_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _062_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _063_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] _064_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _065_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _066_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _067_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _068_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _069_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _070_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _071_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _072_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _073_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] _074_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _110_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _111_;
  (* unused_bits = "16 17" *)
  wire [17:0] _112_;
  (* unused_bits = "16 17" *)
  wire [17:0] _113_;
  (* keep = 32'h00000001 *)
  wire [15:0] _114_;
  (* keep = 32'h00000001 *)
  wire [15:0] _115_;
  (* keep = 32'h00000001 *)
  wire _116_;
  (* keep = 32'h00000001 *)
  wire _117_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:77.13-77.25" *)
  (* unused_bits = "15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] _118_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:79.13-79.25" *)
  (* unused_bits = "15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] _119_;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:22.20-22.26" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:22.20-22.26" *)
  wire [10:0] addr_a;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:29.25-29.31" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:29.25-29.31" *)
  wire [10:0] addr_b;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:20.20-20.26" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:20.20-20.26" *)
  wire clock0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:27.18-27.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:27.18-27.24" *)
  wire clock1;
  (* hdlname = "genblk1[0].dpram_16x2048_submodule clock0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:49.29-62.6|/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:105.11-105.17" *)
  wire \genblk1[0].dpram_16x2048_submodule.clock0 ;
  (* hdlname = "genblk1[0].dpram_16x2048_submodule clock1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:49.29-62.6|/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:112.11-112.17" *)
  wire \genblk1[0].dpram_16x2048_submodule.clock1 ;
  (* hdlname = "genblk1[0].dpram_16x2048_submodule rce_a" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:49.29-62.6|/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:106.25-106.30" *)
  wire \genblk1[0].dpram_16x2048_submodule.rce_a ;
  (* hdlname = "genblk1[0].dpram_16x2048_submodule rce_b" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:49.29-62.6|/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:113.25-113.30" *)
  wire \genblk1[0].dpram_16x2048_submodule.rce_b ;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:33.22-33.24" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:33.22-33.24" *)
  wire [-1:0] id;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:21.20-21.25" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:21.20-21.25" *)
  wire rce_a;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:28.25-28.30" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:28.25-28.30" *)
  wire rce_b;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:23.22-23.26" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:23.22-23.26" *)
  wire [15:0] rq_a;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:30.22-30.26" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:30.22-30.26" *)
  wire [15:0] rq_b;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:24.20-24.25" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:24.20-24.25" *)
  wire wce_a;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:31.25-31.30" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:31.25-31.30" *)
  wire wce_b;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:25.20-25.24" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:25.20-25.24" *)
  wire [15:0] wd_a;
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:32.25-32.29" *)
  (* src = "/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/./dpram_16x2048.v:32.25-32.29" *)
  wire [15:0] wd_b;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _120_ (
    .Y(rq_b[3]),
    .A({ _116_, _085_, _114_[3] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _121_ (
    .C(clock0),
    .D(rq_a[1]),
    .E(_110_),
    .Q(_115_[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _122_ (
    .C(clock0),
    .D(rq_a[2]),
    .E(_110_),
    .Q(_115_[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _123_ (
    .C(clock0),
    .D(rq_a[3]),
    .E(_110_),
    .Q(_115_[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _124_ (
    .C(clock0),
    .D(rq_a[4]),
    .E(_110_),
    .Q(_115_[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _125_ (
    .C(clock0),
    .D(rq_a[5]),
    .E(_110_),
    .Q(_115_[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _126_ (
    .C(clock0),
    .D(rq_a[6]),
    .E(_110_),
    .Q(_115_[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _127_ (
    .C(clock0),
    .D(rq_a[7]),
    .E(_110_),
    .Q(_115_[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _128_ (
    .C(clock0),
    .D(rq_a[8]),
    .E(_110_),
    .Q(_115_[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _129_ (
    .C(clock0),
    .D(rq_a[9]),
    .E(_110_),
    .Q(_115_[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _130_ (
    .C(clock0),
    .D(rq_a[10]),
    .E(_110_),
    .Q(_115_[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _131_ (
    .C(clock0),
    .D(rq_a[11]),
    .E(_110_),
    .Q(_115_[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _132_ (
    .C(clock0),
    .D(rq_a[12]),
    .E(_110_),
    .Q(_115_[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _133_ (
    .C(clock0),
    .D(rq_a[13]),
    .E(_110_),
    .Q(_115_[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _134_ (
    .C(clock0),
    .D(rq_a[14]),
    .E(_110_),
    .Q(_115_[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _135_ (
    .C(clock0),
    .D(rq_a[15]),
    .E(_110_),
    .Q(_115_[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _136_ (
    .C(clock1),
    .D(rq_b[0]),
    .E(_111_),
    .Q(_114_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _137_ (
    .C(clock1),
    .D(rq_b[1]),
    .E(_111_),
    .Q(_114_[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _138_ (
    .C(clock1),
    .D(rq_b[2]),
    .E(_111_),
    .Q(_114_[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _139_ (
    .C(clock1),
    .D(rq_b[3]),
    .E(_111_),
    .Q(_114_[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _140_ (
    .C(clock1),
    .D(rq_b[4]),
    .E(_111_),
    .Q(_114_[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _141_ (
    .C(clock1),
    .D(rq_b[5]),
    .E(_111_),
    .Q(_114_[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _142_ (
    .C(clock1),
    .D(rq_b[6]),
    .E(_111_),
    .Q(_114_[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _143_ (
    .C(clock1),
    .D(rq_b[7]),
    .E(_111_),
    .Q(_114_[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _144_ (
    .C(clock1),
    .D(rq_b[8]),
    .E(_111_),
    .Q(_114_[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _145_ (
    .C(clock1),
    .D(rq_b[9]),
    .E(_111_),
    .Q(_114_[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _146_ (
    .C(clock1),
    .D(rq_b[10]),
    .E(_111_),
    .Q(_114_[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _147_ (
    .C(clock1),
    .D(rq_b[11]),
    .E(_111_),
    .Q(_114_[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _148_ (
    .C(clock1),
    .D(rq_b[12]),
    .E(_111_),
    .Q(_114_[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _149_ (
    .C(clock1),
    .D(rq_b[13]),
    .E(_111_),
    .Q(_114_[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _150_ (
    .C(clock1),
    .D(rq_b[14]),
    .E(_111_),
    .Q(_114_[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _151_ (
    .C(clock1),
    .D(rq_b[15]),
    .E(_111_),
    .Q(_114_[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _152_ (
    .C(clock0),
    .D(\genblk1[0].dpram_16x2048_submodule.rce_a ),
    .E(1'h1),
    .Q(_117_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _153_ (
    .C(clock1),
    .D(\genblk1[0].dpram_16x2048_submodule.rce_b ),
    .E(1'h1),
    .Q(_116_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _154_ (
    .Y(rq_a[6]),
    .A({ _117_, _106_, _115_[6] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _155_ (
    .Y(rq_a[10]),
    .A({ _117_, _095_, _115_[10] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _156_ (
    .Y(rq_a[3]),
    .A({ _117_, _103_, _115_[3] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _157_ (
    .Y(rq_a[11]),
    .A({ _117_, _096_, _115_[11] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _158_ (
    .Y(rq_a[15]),
    .A({ _117_, _100_, _115_[15] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _159_ (
    .Y(rq_a[8]),
    .A({ _117_, _108_, _115_[8] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _160_ (
    .Y(\genblk1[0].dpram_16x2048_submodule.rce_b ),
    .A({ rce_b, id[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) _161_ (
    .Y(_093_),
    .A({ wce_a, rce_a, id[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _162_ (
    .Y(rq_b[5]),
    .A({ _116_, _114_[5], _087_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _163_ (
    .Y(rq_b[10]),
    .A({ _116_, _077_, _114_[10] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _164_ (
    .Y(rq_b[8]),
    .A({ _116_, _090_, _114_[8] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _165_ (
    .Y(rq_a[9]),
    .A({ _117_, _109_, _115_[9] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) _166_ (
    .Y(_110_),
    .A({ rce_a, id[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _167_ (
    .Y(rq_a[12]),
    .A({ _117_, _097_, _115_[12] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _168_ (
    .Y(rq_a[5]),
    .A({ _117_, _105_, _115_[5] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _169_ (
    .Y(\genblk1[0].dpram_16x2048_submodule.rce_a ),
    .A({ rce_a, id[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _170_ (
    .Y(rq_a[13]),
    .A({ _117_, _115_[13], _098_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _171_ (
    .Y(rq_b[11]),
    .A({ _116_, _078_, _114_[11] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _172_ (
    .Y(rq_b[6]),
    .A({ _116_, _088_, _114_[6] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _173_ (
    .Y(rq_b[12]),
    .A({ _116_, _079_, _114_[12] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _174_ (
    .Y(rq_b[9]),
    .A({ _116_, _091_, _114_[9] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _175_ (
    .Y(rq_b[0]),
    .A({ _116_, _076_, _114_[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) _176_ (
    .Y(_092_),
    .A({ wce_b, id[0], rce_b })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _177_ (
    .Y(rq_a[4]),
    .A({ _117_, _104_, _115_[4] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _178_ (
    .Y(rq_b[2]),
    .A({ _116_, _084_, _114_[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) _179_ (
    .Y(_111_),
    .A({ rce_b, id[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _180_ (
    .Y(rq_b[14]),
    .A({ _116_, _081_, _114_[14] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _181_ (
    .Y(rq_b[1]),
    .A({ _116_, _083_, _114_[1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _182_ (
    .Y(rq_b[13]),
    .A({ _116_, _080_, _114_[13] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _183_ (
    .Y(rq_a[1]),
    .A({ _117_, _101_, _115_[1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _184_ (
    .Y(rq_b[4]),
    .A({ _116_, _086_, _114_[4] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _185_ (
    .Y(rq_a[7]),
    .A({ _117_, _107_, _115_[7] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _186_ (
    .Y(rq_a[14]),
    .A({ _117_, _099_, _115_[14] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE _187_ (
    .C(clock0),
    .D(rq_a[0]),
    .E(_110_),
    .Q(_115_[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _188_ (
    .Y(rq_a[2]),
    .A({ _117_, _102_, _115_[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _189_ (
    .Y(rq_b[15]),
    .A({ _116_, _082_, _114_[15] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _190_ (
    .Y(rq_a[0]),
    .A({ _117_, _094_, _115_[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _191_ (
    .Y(rq_b[7]),
    .A({ _116_, _089_, _114_[7] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:231.4-264.2" *)
  RS_TDP36K #(
    .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .MODE_BITS(81'h049205005002490280500)
  ) \genblk1[0].dpram_16x2048_submodule.memory.0.0  (
    .ADDR_A1({ addr_b, 4'h0 }),
    .ADDR_A2({ addr_b[9:0], 4'h0 }),
    .ADDR_B1({ addr_a, 4'h0 }),
    .ADDR_B2({ addr_a[9:0], 4'h0 }),
    .BE_A1({ _092_, _092_ }),
    .BE_A2(2'h0),
    .BE_B1({ _093_, _093_ }),
    .BE_B2(2'h0),
    .CLK_A1(clock1),
    .CLK_A2(clock1),
    .CLK_B1(clock0),
    .CLK_B2(clock0),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ _112_[17], _090_, _112_[16], _082_, _081_, _080_, _079_, _078_, _077_, _091_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _076_ }),
    .RDATA_A2(_118_[35:18]),
    .RDATA_B1({ _113_[17], _108_, _113_[16], _100_, _099_, _098_, _097_, _096_, _095_, _109_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _094_ }),
    .RDATA_B2(_119_[35:18]),
    .REN_A1(\genblk1[0].dpram_16x2048_submodule.rce_b ),
    .REN_A2(\genblk1[0].dpram_16x2048_submodule.rce_b ),
    .REN_B1(\genblk1[0].dpram_16x2048_submodule.rce_a ),
    .REN_B2(\genblk1[0].dpram_16x2048_submodule.rce_a ),
    .WDATA_A1({ 1'hx, wd_b[8], 1'hx, wd_b[15:9], wd_b[7:0] }),
    .WDATA_A2(18'hxxxxx),
    .WDATA_B1({ 1'hx, wd_a[8], 1'hx, wd_a[15:9], wd_a[7:0] }),
    .WDATA_B2(18'hxxxxx),
    .WEN_A1(_092_),
    .WEN_A2(_092_),
    .WEN_B1(_093_),
    .WEN_B2(_093_)
  );
  assign _112_[15:0] = { _082_, _081_, _080_, _079_, _078_, _077_, _091_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _076_ };
  assign _113_[15:0] = { _100_, _099_, _098_, _097_, _096_, _095_, _109_, _108_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _094_ };
  assign _118_[17:0] = { _112_[17], _090_, _112_[16], _082_, _081_, _080_, _079_, _078_, _077_, _091_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _076_ };
  assign _119_[17:0] = { _113_[17], _108_, _113_[16], _100_, _099_, _098_, _097_, _096_, _095_, _109_, _107_, _106_, _105_, _104_, _103_, _102_, _101_, _094_ };
  assign \genblk1[0].dpram_16x2048_submodule.clock0  = clock0;
  assign \genblk1[0].dpram_16x2048_submodule.clock1  = clock1;
endmodule
