digraph "0_linux_e8180dcaa8470ceca21109f143876fdcd9fe050a@pointer" {
"1000232" [label="(Call,kvm_arm_copy_reg_indices(vcpu, user_list->reg))"];
"1000210" [label="(Call,kvm_arm_num_regs(vcpu))"];
"1000186" [label="(Call,kvm_vcpu_initialized(vcpu))"];
"1000106" [label="(Call,*vcpu = filp->private_data)"];
"1000231" [label="(Return,return kvm_arm_copy_reg_indices(vcpu, user_list->reg);)"];
"1000108" [label="(Call,filp->private_data)"];
"1000241" [label="(MethodReturn,long)"];
"1000231" [label="(Return,return kvm_arm_copy_reg_indices(vcpu, user_list->reg);)"];
"1000206" [label="(Call,reg_list.n = kvm_arm_num_regs(vcpu))"];
"1000232" [label="(Call,kvm_arm_copy_reg_indices(vcpu, user_list->reg))"];
"1000104" [label="(Block,)"];
"1000234" [label="(Call,user_list->reg)"];
"1000106" [label="(Call,*vcpu = filp->private_data)"];
"1000113" [label="(Identifier,argp)"];
"1000185" [label="(Call,!kvm_vcpu_initialized(vcpu))"];
"1000145" [label="(Call,kvm_vcpu_initialized(vcpu))"];
"1000176" [label="(Block,)"];
"1000211" [label="(Identifier,vcpu)"];
"1000186" [label="(Call,kvm_vcpu_initialized(vcpu))"];
"1000210" [label="(Call,kvm_arm_num_regs(vcpu))"];
"1000187" [label="(Identifier,vcpu)"];
"1000233" [label="(Identifier,vcpu)"];
"1000107" [label="(Identifier,vcpu)"];
"1000134" [label="(Call,kvm_vcpu_set_target(vcpu, &init))"];
"1000232" -> "1000231"  [label="AST: "];
"1000232" -> "1000234"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000234" -> "1000232"  [label="AST: "];
"1000231" -> "1000232"  [label="CFG: "];
"1000232" -> "1000241"  [label="DDG: vcpu"];
"1000232" -> "1000241"  [label="DDG: kvm_arm_copy_reg_indices(vcpu, user_list->reg)"];
"1000232" -> "1000241"  [label="DDG: user_list->reg"];
"1000232" -> "1000231"  [label="DDG: kvm_arm_copy_reg_indices(vcpu, user_list->reg)"];
"1000210" -> "1000232"  [label="DDG: vcpu"];
"1000210" -> "1000206"  [label="AST: "];
"1000210" -> "1000211"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000206" -> "1000210"  [label="CFG: "];
"1000210" -> "1000241"  [label="DDG: vcpu"];
"1000210" -> "1000206"  [label="DDG: vcpu"];
"1000186" -> "1000210"  [label="DDG: vcpu"];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000187"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000186" -> "1000241"  [label="DDG: vcpu"];
"1000186" -> "1000185"  [label="DDG: vcpu"];
"1000106" -> "1000186"  [label="DDG: vcpu"];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000106" -> "1000241"  [label="DDG: filp->private_data"];
"1000106" -> "1000241"  [label="DDG: vcpu"];
"1000106" -> "1000134"  [label="DDG: vcpu"];
"1000106" -> "1000145"  [label="DDG: vcpu"];
"1000231" -> "1000176"  [label="AST: "];
"1000241" -> "1000231"  [label="CFG: "];
"1000231" -> "1000241"  [label="DDG: <RET>"];
}
