#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 09:51:48 2018
# Process ID: 3892
# Current directory: D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4904 D:\GIT\Github\Embedded-FPGA\MiniZED\GPIO_PMOD_7S\GPIO_PMOD_7S.xpr
# Log file: D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S/vivado.log
# Journal file: D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S/GPIO_PMOD_7S.xpr
INFO: [Project 1-313] Project file moved from 'C:/FPGA/GPIO_PMOD_7S' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S/GPIO_PMOD_7S.ip_user_files', nor could it be found using path 'C:/FPGA/GPIO_PMOD_7S/GPIO_PMOD_7S.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 823.051 ; gain = 128.758
open_bd_design {D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S/GPIO_PMOD_7S.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/GIT/Github/Embedded-FPGA/MiniZED/GPIO_PMOD_7S/GPIO_PMOD_7S.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 893.551 ; gain = 70.500
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1743.273 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1743.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1822.902 ; gain = 895.387
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 11:28:18 2018...
