m255
K3
13
cModel Technology
Z0 dC:\Users\aluno\Desktop\CL-master\CLA_4bits_Paralela\simulation\modelsim
Ecla4
Z1 w1527870214
Z2 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\aluno\Desktop\CL-master\CLA_4bits_Paralela\simulation\modelsim
Z5 8C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/cla4.vhd
Z6 FC:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/cla4.vhd
l0
L3
V=MkBG9Gg^QdAgeEEQD^bF1
Z7 OV;C;10.0c;49
31
Z8 !s108 1528404705.506000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/cla4.vhd|
Z10 !s107 C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/cla4.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 VFRI>I8>I]^G0]K4Qfg[12
Astruct
R2
R3
DEx4 work 4 cla4 0 22 =MkBG9Gg^QdAgeEEQD^bF1
l28
L10
VVc0gSC=0?[P2]NV;YA]V52
R7
31
R8
R9
R10
R11
R12
!s100 MIOgQn@[7dLfk>kFk?4:=1
Efulladder_pg
R1
R2
R3
R4
Z13 8C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/fulladder_pg.vhd
Z14 FC:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/fulladder_pg.vhd
l0
L3
VZgA5c3khfm97WB3gO1[]S0
R7
31
Z15 !s108 1528404705.594000
Z16 !s90 -reportprogress|300|-93|-work|work|C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/fulladder_pg.vhd|
Z17 !s107 C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/fulladder_pg.vhd|
R11
R12
!s100 FGCJ^nGFT7mV0IY8^SLLg3
Asynth
R2
R3
DEx4 work 12 fulladder_pg 0 22 ZgA5c3khfm97WB3gO1[]S0
l11
L9
VKN<;b:ih>k_j;NAYZ`0EM0
R7
31
R15
R16
R17
R11
R12
!s100 b7MBF[iTN0FHG3<Tf7E430
Etestbench_cla4
Z18 w1528404648
Z19 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z20 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R2
R3
R4
Z21 8C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd
Z22 FC:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd
l0
L6
VdEPT53Dbg6?QH^LAN7_JO3
!s100 n0<TU]zDKbgJP>R_SIeNe3
R7
31
Z23 !s108 1528404705.778000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd|
Z25 !s107 C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/testbench/testbench_cla4.vhd|
R11
R12
Asim
R19
R20
R2
R3
DEx4 work 14 testbench_cla4 0 22 dEPT53Dbg6?QH^LAN7_JO3
l26
L8
V4ZKkYUQQGTfhB>bgnKijc2
!s100 6[0feHeAWA;BSndWFI4Gf1
R7
31
R23
R24
R25
R11
R12
Evuaparalela
R1
R2
R3
R4
Z26 8C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/vuaparalela.vhd
Z27 FC:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/vuaparalela.vhd
l0
L3
VPaLcW8@?FBee_HXTg6zo21
R7
31
Z28 !s108 1528404705.674000
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/vuaparalela.vhd|
Z30 !s107 C:/Users/aluno/Desktop/CL-master/CLA_4bits_Paralela/vuaparalela.vhd|
R11
R12
!s100 YQW>VA@3I=RRZ]_084c`<0
Asynth
R2
R3
DEx4 work 11 vuaparalela 0 22 PaLcW8@?FBee_HXTg6zo21
l13
L11
VPJgQbbLi@ai_e>MGnE9VM0
R7
31
R28
R29
R30
R11
R12
!s100 GFc1k79>jASYN2OI^0>jT3
