<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1109" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1109{left:523px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.64px;}
#t2_1109{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_1109{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1109{left:712px;bottom:51px;letter-spacing:0.12px;}
#t5_1109{left:95px;bottom:878px;letter-spacing:0.13px;}
#t6_1109{left:160px;bottom:878px;letter-spacing:0.1px;word-spacing:0.02px;}
#t7_1109{left:160px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t8_1109{left:252px;bottom:850px;letter-spacing:-0.24px;}
#t9_1109{left:375px;bottom:850px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#ta_1109{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#tb_1109{left:160px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tc_1109{left:667px;bottom:817px;letter-spacing:-0.28px;word-spacing:0.23px;}
#td_1109{left:160px;bottom:800px;letter-spacing:-0.12px;word-spacing:0.05px;}
#te_1109{left:264px;bottom:800px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tf_1109{left:160px;bottom:772px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tg_1109{left:300px;bottom:772px;letter-spacing:-0.17px;word-spacing:0.06px;}
#th_1109{left:426px;bottom:772px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#ti_1109{left:208px;bottom:739px;letter-spacing:0.13px;}
#tj_1109{left:160px;bottom:719px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#tk_1109{left:160px;bottom:702px;letter-spacing:-0.1px;}
#tl_1109{left:160px;bottom:255px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tm_1109{left:160px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#tn_1109{left:160px;bottom:221px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#to_1109{left:160px;bottom:204px;letter-spacing:-0.12px;}
#tp_1109{left:224px;bottom:204px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_1109{left:160px;bottom:177px;letter-spacing:-0.11px;}
#tr_1109{left:160px;bottom:160px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_1109{left:160px;bottom:143px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tt_1109{left:406px;bottom:143px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tu_1109{left:444px;bottom:643px;letter-spacing:-0.17px;word-spacing:0.04px;}
#tv_1109{left:115px;bottom:599px;letter-spacing:-0.12px;}
#tw_1109{left:160px;bottom:607px;letter-spacing:-0.13px;}
#tx_1109{left:160px;bottom:591px;letter-spacing:-0.14px;}
#ty_1109{left:248px;bottom:607px;letter-spacing:-0.15px;}
#tz_1109{left:248px;bottom:591px;letter-spacing:-0.2px;}
#t10_1109{left:305px;bottom:599px;letter-spacing:-0.12px;}
#t11_1109{left:568px;bottom:607px;letter-spacing:-0.16px;}
#t12_1109{left:568px;bottom:591px;letter-spacing:-0.18px;}
#t13_1109{left:659px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t14_1109{left:659px;bottom:591px;letter-spacing:-0.18px;}
#t15_1109{left:115px;bottom:559px;}
#t16_1109{left:160px;bottom:559px;letter-spacing:-0.93px;}
#t17_1109{left:248px;bottom:559px;}
#t18_1109{left:305px;bottom:559px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t19_1109{left:568px;bottom:559px;letter-spacing:-0.12px;}
#t1a_1109{left:659px;bottom:559px;letter-spacing:-0.15px;}
#t1b_1109{left:115px;bottom:530px;}
#t1c_1109{left:160px;bottom:530px;letter-spacing:-0.93px;}
#t1d_1109{left:248px;bottom:530px;}
#t1e_1109{left:305px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t1f_1109{left:568px;bottom:530px;letter-spacing:-0.13px;}
#t1g_1109{left:659px;bottom:530px;letter-spacing:-0.15px;}
#t1h_1109{left:115px;bottom:500px;}
#t1i_1109{left:160px;bottom:500px;letter-spacing:-0.93px;}
#t1j_1109{left:248px;bottom:500px;}
#t1k_1109{left:305px;bottom:500px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t1l_1109{left:568px;bottom:500px;letter-spacing:-0.14px;}
#t1m_1109{left:659px;bottom:500px;letter-spacing:-0.15px;}
#t1n_1109{left:115px;bottom:471px;}
#t1o_1109{left:160px;bottom:471px;letter-spacing:-0.93px;}
#t1p_1109{left:248px;bottom:471px;}
#t1q_1109{left:305px;bottom:471px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1r_1109{left:568px;bottom:471px;letter-spacing:-0.14px;}
#t1s_1109{left:659px;bottom:471px;letter-spacing:-0.15px;}
#t1t_1109{left:115px;bottom:442px;}
#t1u_1109{left:160px;bottom:442px;letter-spacing:-0.93px;}
#t1v_1109{left:248px;bottom:442px;}
#t1w_1109{left:305px;bottom:442px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t1x_1109{left:568px;bottom:442px;letter-spacing:-0.14px;}
#t1y_1109{left:659px;bottom:442px;letter-spacing:-0.15px;}
#t1z_1109{left:115px;bottom:413px;}
#t20_1109{left:160px;bottom:413px;letter-spacing:-0.16px;}
#t21_1109{left:248px;bottom:413px;}
#t22_1109{left:305px;bottom:415px;letter-spacing:-0.05px;}
#t23_1109{left:568px;bottom:413px;}
#t24_1109{left:659px;bottom:413px;}
#t25_1109{left:115px;bottom:384px;}
#t26_1109{left:160px;bottom:384px;letter-spacing:-0.93px;}
#t27_1109{left:248px;bottom:384px;}
#t28_1109{left:305px;bottom:384px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t29_1109{left:568px;bottom:384px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2a_1109{left:568px;bottom:368px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2b_1109{left:659px;bottom:384px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_1109{left:659px;bottom:368px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2d_1109{left:115px;bottom:338px;}
#t2e_1109{left:160px;bottom:338px;letter-spacing:-0.93px;}
#t2f_1109{left:248px;bottom:338px;}
#t2g_1109{left:305px;bottom:338px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t2h_1109{left:568px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_1109{left:568px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2j_1109{left:659px;bottom:338px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2k_1109{left:659px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2l_1109{left:115px;bottom:293px;letter-spacing:-0.12px;}
#t2m_1109{left:160px;bottom:293px;letter-spacing:-0.15px;}
#t2n_1109{left:248px;bottom:293px;}
#t2o_1109{left:305px;bottom:294px;letter-spacing:-0.05px;}
#t2p_1109{left:568px;bottom:293px;}
#t2q_1109{left:659px;bottom:293px;}

.s1_1109{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1109{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1109{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_1109{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1109{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_1109{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_1109{font-size:14px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_1109{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1109" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1109Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1109" style="-webkit-user-select: none;"><object width="825" height="990" data="1109/1109.svg" type="image/svg+xml" id="pdf1109" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1109" class="t s1_1109">Coprocessor 14, the Debug Coprocessor </span>
<span id="t2_1109" class="t s2_1109">ARM DDI 0100I </span><span id="t3_1109" class="t s1_1109">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1109" class="t s2_1109">D3-15 </span>
<span id="t5_1109" class="t s3_1109">D3.3.5 </span><span id="t6_1109" class="t s3_1109">Register 7, Vector Catch Register (VCR) </span>
<span id="t7_1109" class="t s4_1109">Register 7 is the </span><span id="t8_1109" class="t s5_1109">Vector Catch Register </span><span id="t9_1109" class="t s4_1109">(VCR), see Table D3-3 for details. If a bit in the VCR is set, then if </span>
<span id="ta_1109" class="t s4_1109">the corresponding vector is prefetched and the instruction is committed for execution, a Debug exception or </span>
<span id="tb_1109" class="t s4_1109">Debug state entry can be generated (this depends on the value of the DSCR[15:14] bits. See </span><span id="tc_1109" class="t s5_1109">Value of the </span>
<span id="td_1109" class="t s5_1109">DSCR[15:14] bits </span><span id="te_1109" class="t s4_1109">on page D3-7). </span>
<span id="tf_1109" class="t s4_1109">For complete details, see </span><span id="tg_1109" class="t s5_1109">Software debug events </span><span id="th_1109" class="t s4_1109">on page D2-3. </span>
<span id="ti_1109" class="t s6_1109">Note </span>
<span id="tj_1109" class="t s4_1109">Under this model, any kind of prefetch of an exception vector can trigger a vector catch, not just exception </span>
<span id="tk_1109" class="t s4_1109">entries. </span>
<span id="tl_1109" class="t s4_1109">If VCR bit[6] is set, the debug logic catches the vector address corresponding to the most recent IRQ </span>
<span id="tm_1109" class="t s4_1109">interrupt that occurred while debug was enabled (DSCR[15:14] = 2b00). This ensures reliable capture of the </span>
<span id="tn_1109" class="t s4_1109">exception address for standard (0x00000018), hi-vecs (0xFFFF0018), or vectored interrupts as described in </span>
<span id="to_1109" class="t s5_1109">Exceptions </span><span id="tp_1109" class="t s4_1109">on page A2-16. The same applies for VCR bit[7] and the FIQ interrupts. </span>
<span id="tq_1109" class="t s4_1109">The update of the VCR is only guaranteed to be visible to subsequent instructions after the execution of a </span>
<span id="tr_1109" class="t s4_1109">PrefetchFlush operation, the taking of an exception, or the return from an exception. For details see </span>
<span id="ts_1109" class="t s5_1109">Synchronization of CP14 debug instructions </span><span id="tt_1109" class="t s4_1109">on page D3-7. </span>
<span id="tu_1109" class="t s7_1109">Table D3-3 Vector Catch Register bit definition </span>
<span id="tv_1109" class="t s7_1109">Bits </span>
<span id="tw_1109" class="t s7_1109">Read/write </span>
<span id="tx_1109" class="t s7_1109">attributes </span>
<span id="ty_1109" class="t s7_1109">Reset </span>
<span id="tz_1109" class="t s7_1109">value </span>
<span id="t10_1109" class="t s7_1109">Description </span>
<span id="t11_1109" class="t s7_1109">Normal </span>
<span id="t12_1109" class="t s7_1109">address </span>
<span id="t13_1109" class="t s7_1109">High vector </span>
<span id="t14_1109" class="t s7_1109">address </span>
<span id="t15_1109" class="t s4_1109">0 </span><span id="t16_1109" class="t s4_1109">RW </span><span id="t17_1109" class="t s4_1109">0 </span><span id="t18_1109" class="t s4_1109">Vector Catch Enable – Reset </span><span id="t19_1109" class="t s4_1109">0x00000000 </span><span id="t1a_1109" class="t s4_1109">0xFFFF0000 </span>
<span id="t1b_1109" class="t s4_1109">1 </span><span id="t1c_1109" class="t s4_1109">RW </span><span id="t1d_1109" class="t s4_1109">0 </span><span id="t1e_1109" class="t s4_1109">Vector Catch Enable – Undefined instruction </span><span id="t1f_1109" class="t s4_1109">0x00000004 </span><span id="t1g_1109" class="t s4_1109">0xFFFF0004 </span>
<span id="t1h_1109" class="t s4_1109">2 </span><span id="t1i_1109" class="t s4_1109">RW </span><span id="t1j_1109" class="t s4_1109">0 </span><span id="t1k_1109" class="t s4_1109">Vector Catch Enable – SWI </span><span id="t1l_1109" class="t s4_1109">0x00000008 </span><span id="t1m_1109" class="t s4_1109">0xFFFF0008 </span>
<span id="t1n_1109" class="t s4_1109">3 </span><span id="t1o_1109" class="t s4_1109">RW </span><span id="t1p_1109" class="t s4_1109">0 </span><span id="t1q_1109" class="t s4_1109">Vector Catch Enable – Prefetch Abort </span><span id="t1r_1109" class="t s4_1109">0x0000000C </span><span id="t1s_1109" class="t s4_1109">0xFFFF000C </span>
<span id="t1t_1109" class="t s4_1109">4 </span><span id="t1u_1109" class="t s4_1109">RW </span><span id="t1v_1109" class="t s4_1109">0 </span><span id="t1w_1109" class="t s4_1109">Vector Catch Enable – Data Abort </span><span id="t1x_1109" class="t s4_1109">0x00000010 </span><span id="t1y_1109" class="t s4_1109">0xFFFF0010 </span>
<span id="t1z_1109" class="t s4_1109">5 </span><span id="t20_1109" class="t s4_1109">UNP/SBZP </span><span id="t21_1109" class="t s4_1109">- </span><span id="t22_1109" class="t s8_1109">RESERVED </span><span id="t23_1109" class="t s4_1109">- </span><span id="t24_1109" class="t s4_1109">- </span>
<span id="t25_1109" class="t s4_1109">6 </span><span id="t26_1109" class="t s4_1109">RW </span><span id="t27_1109" class="t s4_1109">0 </span><span id="t28_1109" class="t s4_1109">Vector Catch Enable – IRQ </span><span id="t29_1109" class="t s4_1109">most recent </span>
<span id="t2a_1109" class="t s4_1109">IRQ address </span>
<span id="t2b_1109" class="t s4_1109">most recent </span>
<span id="t2c_1109" class="t s4_1109">IRQ address </span>
<span id="t2d_1109" class="t s4_1109">7 </span><span id="t2e_1109" class="t s4_1109">RW </span><span id="t2f_1109" class="t s4_1109">0 </span><span id="t2g_1109" class="t s4_1109">Vector Catch Enable – FIQ </span><span id="t2h_1109" class="t s4_1109">most recent </span>
<span id="t2i_1109" class="t s4_1109">FIQ address </span>
<span id="t2j_1109" class="t s4_1109">most recent </span>
<span id="t2k_1109" class="t s4_1109">FIQ address </span>
<span id="t2l_1109" class="t s4_1109">31:8 </span><span id="t2m_1109" class="t s4_1109">UNP/SBZP </span><span id="t2n_1109" class="t s4_1109">- </span><span id="t2o_1109" class="t s8_1109">RESERVED </span><span id="t2p_1109" class="t s4_1109">- </span><span id="t2q_1109" class="t s4_1109">- </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
