<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DSP Link Application Programming Interface (API): dm6437_hal_vlynq.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.7.2 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>dm6437_hal_vlynq.h File Reference</h1>  </div>
</div>
<div class="contents">
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Hardware Abstraction Layer for PC-DM64LC VLYNQ interface. Defines interfaces to initialize the VLYNQ interface. </p>
<p>============================================================================</p>
<dl class="user"><dt><b>Path:</b></dt><dd>/gpp/inc/sys/arch/DM6437/</dd></dl>
<dl class="user"><dt><b>Version:</b></dt><dd>1.65.01.05_eng ============================================================================ </dd></dl>
<dl class="user"><dt><b>Copyright:</b></dt><dd>Copyright (C) 2002-2009, Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>* Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>* Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>* Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ============================================================================ </p>
<code>#include &lt;<a class="el" href="gpp_2inc_2dsplink_8h_source.html">dsplink.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="dm6437__hal_8h_source.html">dm6437_hal.h</a>&gt;</code><br/>
<!-- startSectionHeader --><div class="dynheader">
Include dependency graph for dm6437_hal_vlynq.h:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="dm6437__hal__vlynq_8h__incl.png" border="0" usemap="#dm6437__hal__vlynq_8h" alt=""/></div>
<map name="dm6437__hal__vlynq_8h" id="dm6437__hal__vlynq_8h">
<area shape="rect" href="gpp_2inc_2dsplink_8h.html" title="dsplink.h" alt="" coords="258,233,328,257" /><area shape="rect" href="dm6437__hal_8h.html" title="Hardware Abstraction Layer for 64LC_PCI. Define the Platform specific HAL (Hardware Abstraction Layer..." alt="" coords="294,84,390,108" /><area shape="rect" href="gpptypes_8h.html" title="Defines the type system for DSP/BIOS Link." alt="" coords="157,382,237,406" /><area shape="rect" href="constants_8h.html" title="Defines the type system for DSP/BIOS Link." alt="" coords="58,308,138,332" /><area shape="rect" href="errbase_8h.html" title="Central repository for error and status code bases and ranges for DSP/BIOS LINK and any Algorithm Fra..." alt="" coords="162,308,232,332" /><area shape="rect" href="archdefs_8h.html" title="Defines platform specific attributes for user applications." alt="" coords="256,308,330,332" /><area shape="rect" href="linkcfgdefs_8h.html" title="Defines constants and interfaces for configuration of DSPLINK." alt="" coords="354,308,445,332" /><area shape="rect" href="linkcfgdefs__os_8h.html" title="Defines OS&#45;specific constants and interfaces for configuration of DSP/BIOS LINK." alt="" coords="386,382,496,406" /><area shape="rect" href="hal_8h.html" title="Defines interface exposed by HAL sub&#45;component." alt="" coords="426,158,474,182" /><area shape="rect" href="dm6437__hal__pci_8h.html" title="Hardware Abstraction Layer for PC&#45;DM64LC PCI interface. Defines interfaces to initialize the PCI inte..." alt="" coords="282,158,402,182" /></map>
<!-- endSectionContent --></div>
<!-- startSectionHeader --><div class="dynheader">
This graph shows which files directly or indirectly include this file:<!-- endSectionHeader --></div>
<!-- startSectionSummary --><!-- endSectionSummary --><!-- startSectionContent --><div class="dyncontent">
<div class="center"><img src="dm6437__hal__vlynq_8h__dep__incl.png" border="0" usemap="#dm6437__hal__vlynq_8hdep" alt=""/></div>
<map name="dm6437__hal__vlynq_8hdep" id="dm6437__hal__vlynq_8hdep">
<area shape="rect" href="dm6437__hal_8h.html" title="Hardware Abstraction Layer for 64LC_PCI. Define the Platform specific HAL (Hardware Abstraction Layer..." alt="" coords="811,84,907,108" /><area shape="rect" href="dm6437__hal__vlynq__boot_8h.html" title="BOOT controller module header file." alt="" coords="897,158,1062,182" /><area shape="rect" href="dm6437__hal__vlynq__dma_8h.html" title="DMA module header file." alt="" coords="1086,158,1249,182" /><area shape="rect" href="dm6437__hal__vlynq__intgen_8h.html" title="Interrupt Generation module header file." alt="" coords="1273,158,1446,182" /><area shape="rect" href="dm6437__hal__vlynq__map_8h.html" title="Map module header file." alt="" coords="1470,158,1633,182" /><area shape="rect" href="dm6437__hal__vlynq__pwr_8h.html" title="Power Management module header file." alt="" coords="1657,158,1819,182" /><area shape="rect" href="dm6437__hal__vlynq__rdwr_8h.html" title="Read Write module header file." alt="" coords="1843,158,2009,182" /><area shape="rect" href="dm6437__hal__pci_8h.html" title="Hardware Abstraction Layer for PC&#45;DM64LC PCI interface. Defines interfaces to initialize the PCI inte..." alt="" coords="430,158,550,182" /><area shape="rect" href="dm6437__hal__pci__boot_8h.html" title="BOOT controller module header file." alt="" coords="885,233,1034,257" /><area shape="rect" href="dm6437__hal__pci__dma_8h.html" title="DMA module header file." alt="" coords="7,233,157,257" /><area shape="rect" href="dm6437__hal__pci__intgen_8h.html" title="Interrupt Generation module header file." alt="" coords="181,233,341,257" /><area shape="rect" href="dm6437__hal__pci__map_8h.html" title="Map module header file." alt="" coords="365,233,514,257" /><area shape="rect" href="dm6437__hal__pci__pwr_8h.html" title="Power Management module header file." alt="" coords="538,233,685,257" /><area shape="rect" href="dm6437__hal__pci__rdwr_8h.html" title="Read Write module header file." alt="" coords="709,233,861,257" /><area shape="rect" href="dm6437__phy__pci_8h.html" title="Hardware Abstraction Layer for DM6437. Define the Platform specific HAL (Hardware Abstraction Layer) ..." alt="" coords="625,158,747,182" /></map>
<!-- endSectionContent --></div>

<p><a href="dm6437__hal__vlynq_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__dev_regs__tag.html">DM6437_devRegs_tag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__pll_regs__tag.html">DM6437_pllRegs_tag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__ddr_regs.html">DM6437_ddrRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__psc_regs__tag.html">DM6437_pscRegs_tag</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__pci_regs.html">DM6437_pciRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__vlynq_regs.html">DM6437_vlynqRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437__param_entry__tags.html">DM6437_paramEntry_tags</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_a44_x_g_e_m___e_d_m_a3___c_c_r_l___dra_regs.html">DRA44XGEM_EDMA3_CCRL_DraRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_a44_x_g_e_m___e_d_m_a3___c_c_r_l___queevtentry_regs.html">DRA44XGEM_EDMA3_CCRL_QueevtentryRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_a44_x_g_e_m___e_d_m_a3___c_c_r_l___shadow_regs.html">DRA44XGEM_EDMA3_CCRL_ShadowRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_a44_x_g_e_m__edma_regs.html">DRA44XGEM_edmaRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m6437___hal_vlynq_phy_obj__tag.html">DM6437_HalVlynqPhyObj_tag</a></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#afaf0917e9257de8bb1f980aac4e37300">VLYNQ_DMA_MAXTHROUGHPUT</a>&#160;&#160;&#160;10u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Approx. Maximum through put of VLYNQ interface (100Mhz * 4 /32) words (32bit)/Sec. ============================================================================.  <a href="#afaf0917e9257de8bb1f980aac4e37300"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a52a56eb1f6bb9f722859fcd222b5a5a1">LPSC_GEM</a>&#160;&#160;&#160;39u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for GEM. ============================================================================.  <a href="#a52a56eb1f6bb9f722859fcd222b5a5a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a9cfde5bfe827fd3be16fa91e77bea82d">LPSC_EDMA_TPCC</a>&#160;&#160;&#160;2u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for EDMA TPCC. ============================================================================.  <a href="#a9cfde5bfe827fd3be16fa91e77bea82d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#ab41747c3092b7adfef63f7ef9dde0e36">LPSC_EDMA_TPTC0</a>&#160;&#160;&#160;3u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for EDMA TPTC0. ============================================================================.  <a href="#ab41747c3092b7adfef63f7ef9dde0e36"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#ade1938d5fd155360c8c4fff110600521">LPSC_EDMA_TPTC1</a>&#160;&#160;&#160;4u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for EDMA TPTC1. ============================================================================.  <a href="#ade1938d5fd155360c8c4fff110600521"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a02c8b6a05b4a3a76bb7222544553b607">LPSC_DDR</a>&#160;&#160;&#160;13u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Module number for DDR. ============================================================================.  <a href="#a02c8b6a05b4a3a76bb7222544553b607"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a24ff332b24be00fd4c4d7618172d6170">DM6437_DEVREG_BASE</a>&#160;&#160;&#160;0x00440000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Device config registers. ============================================================================.  <a href="#a24ff332b24be00fd4c4d7618172d6170"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a37714e4efa31ffb9513c1499e00d9800">DM6437_PLL0REG_BASE</a>&#160;&#160;&#160;0x00440800u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PLL0 registers. ============================================================================.  <a href="#a37714e4efa31ffb9513c1499e00d9800"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a6a4631c698976753e5d73dc9c01ea542">DM6437_PLL1REG_BASE</a>&#160;&#160;&#160;0x00440C00u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PLL1 registers. ============================================================================.  <a href="#a6a4631c698976753e5d73dc9c01ea542"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#acd83d2a2855786523e87eef231462226">DM6437_EDMAREG_BASE</a>&#160;&#160;&#160;0x400000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of EDMA registers. ============================================================================.  <a href="#acd83d2a2855786523e87eef231462226"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#ae7843e279590d56a3bbeefa3f3ffd86a">DM6437_DDRREG_BASE</a>&#160;&#160;&#160;0x20000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of DDR PHY registers. ============================================================================.  <a href="#ae7843e279590d56a3bbeefa3f3ffd86a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#af88bc4777df1969d3a81bf29c8da2dfa">DM6437_PSCREG_BASE</a>&#160;&#160;&#160;0x00441000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PSC registers. ============================================================================.  <a href="#af88bc4777df1969d3a81bf29c8da2dfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a42268db20af17bd3db86b7fa9d27a9ad">DM6437_PCIREG_BASE</a>&#160;&#160;&#160;0x0041A000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of PCI backend registers. ============================================================================.  <a href="#a42268db20af17bd3db86b7fa9d27a9ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a2b419a7fb1adf56734f95c79ca2c2ff8">DM6437_PEERVLYNQREG_BASE</a>&#160;&#160;&#160;0x00601000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of VLYNQ registers. ============================================================================.  <a href="#a2b419a7fb1adf56734f95c79ca2c2ff8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a2b0fe5c3ee443189bda1c15c40d8151c">DM6437_SOFTINT1_MASK</a>&#160;&#160;&#160;0x02000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for generating soft int1 (DSP-&gt;GPP) ============================================================================.  <a href="#a2b0fe5c3ee443189bda1c15c40d8151c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a2f8bb65f17d3daa11d4146f573460c9b">DM6437_LRESET_MASK</a>&#160;&#160;&#160;0x00000100u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for reseting/releasing GEM. ============================================================================.  <a href="#a2f8bb65f17d3daa11d4146f573460c9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a8881c8bba4640e7442c5ca0806466870">DM6437_INTSTATUS_MASK</a>&#160;&#160;&#160;0x00080000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================.  <a href="#a8881c8bba4640e7442c5ca0806466870"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a0f158affe815c79af939a043e273bb5c">DM6437_BOOTCMPLTBC_MASK</a>&#160;&#160;&#160;0x00000001u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================.  <a href="#a0f158affe815c79af939a043e273bb5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a356c1cd025667d3579f0b5af5e07ff4c">DM6437_VLYNQ_WINDOWSIZE</a>&#160;&#160;&#160;0x04000000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size exposed by VLYNQ 64MB. ============================================================================.  <a href="#a356c1cd025667d3579f0b5af5e07ff4c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a72f9cb3f14a1cb2d37c92357e3075657">DRA44XGEM_EDMA_REGBASE</a>&#160;&#160;&#160;0x01C00000u</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address of DRA44xGEM EDMA controller registers. ============================================================================.  <a href="#a72f9cb3f14a1cb2d37c92357e3075657"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM6437_devRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for Device config registers. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m6437__dev_regs__tag.html">DM6437_devRegs_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#ab5daa828acdbcedc4e6dd5c604638391">DM6437_devRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM6437_pllRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for PLL. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m6437__pll_regs__tag.html">DM6437_pllRegs_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a5617728676e99a630e161bdd8c60a8a5">DM6437_pllRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM6437_pscRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for PSC. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m6437__psc_regs__tag.html">DM6437_pscRegs_tag</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#aa06ee6febf9fd998d32ef93ac5d7efa4">DM6437_pscRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM6437_pciRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PCI Back end register overlay structure. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m6437__pci_regs.html">DM6437_pciRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a530c42fd5efb6299ef1c1ad66c376760">DM6437_pciRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DM6437_vlynqRegs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>VLYNQ register structure. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m6437__vlynq_regs.html">DM6437_vlynqRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#aa4734b7feaf4abce247b686bcc0f1105">DM6437_vlynqRegs</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">DRA44XGEM_paramEntry</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register Overlay Structure for PARAMENTRY. ============================================================================</p>
<p>============================================================================ </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="struct_d_m6437__param_entry__tags.html">DM6437_paramEntry_tags</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a24912aeec366c726b1f684f8a80ae873">DRA44XGEM_paramEntry</a></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="afaf0917e9257de8bb1f980aac4e37300"></a><!-- doxytag: member="dm6437_hal_vlynq.h::VLYNQ_DMA_MAXTHROUGHPUT" ref="afaf0917e9257de8bb1f980aac4e37300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VLYNQ_DMA_MAXTHROUGHPUT&#160;&#160;&#160;10u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Approx. Maximum through put of VLYNQ interface (100Mhz * 4 /32) words (32bit)/Sec. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>VLYNQ_DMA_MAXTHROUGHPUT </dd></dl>

</div>
</div>
<a class="anchor" id="a52a56eb1f6bb9f722859fcd222b5a5a1"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_GEM" ref="a52a56eb1f6bb9f722859fcd222b5a5a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_GEM&#160;&#160;&#160;39u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for GEM. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_GEM </dd></dl>

</div>
</div>
<a class="anchor" id="a9cfde5bfe827fd3be16fa91e77bea82d"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_EDMA_TPCC" ref="a9cfde5bfe827fd3be16fa91e77bea82d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_EDMA_TPCC&#160;&#160;&#160;2u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for EDMA TPCC. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPCC </dd></dl>

</div>
</div>
<a class="anchor" id="ab41747c3092b7adfef63f7ef9dde0e36"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_EDMA_TPTC0" ref="ab41747c3092b7adfef63f7ef9dde0e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_EDMA_TPTC0&#160;&#160;&#160;3u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for EDMA TPTC0. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPTC0 </dd></dl>

</div>
</div>
<a class="anchor" id="ade1938d5fd155360c8c4fff110600521"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_EDMA_TPTC1" ref="ade1938d5fd155360c8c4fff110600521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_EDMA_TPTC1&#160;&#160;&#160;4u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for EDMA TPTC1. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPTC1 </dd></dl>

</div>
</div>
<a class="anchor" id="a02c8b6a05b4a3a76bb7222544553b607"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_DDR" ref="a02c8b6a05b4a3a76bb7222544553b607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSC_DDR&#160;&#160;&#160;13u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Module number for DDR. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>LPSC_DDR </dd></dl>

</div>
</div>
<a class="anchor" id="a24ff332b24be00fd4c4d7618172d6170"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_DEVREG_BASE" ref="a24ff332b24be00fd4c4d7618172d6170" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_DEVREG_BASE&#160;&#160;&#160;0x00440000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of Device config registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_DEVREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a37714e4efa31ffb9513c1499e00d9800"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PLL0REG_BASE" ref="a37714e4efa31ffb9513c1499e00d9800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_PLL0REG_BASE&#160;&#160;&#160;0x00440800u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of PLL0 registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_PLLREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a6a4631c698976753e5d73dc9c01ea542"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PLL1REG_BASE" ref="a6a4631c698976753e5d73dc9c01ea542" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_PLL1REG_BASE&#160;&#160;&#160;0x00440C00u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of PLL1 registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_PLLREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="acd83d2a2855786523e87eef231462226"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_EDMAREG_BASE" ref="acd83d2a2855786523e87eef231462226" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_EDMAREG_BASE&#160;&#160;&#160;0x400000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of EDMA registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_EDMAREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="ae7843e279590d56a3bbeefa3f3ffd86a"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_DDRREG_BASE" ref="ae7843e279590d56a3bbeefa3f3ffd86a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_DDRREG_BASE&#160;&#160;&#160;0x20000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of DDR PHY registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_DDRREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="af88bc4777df1969d3a81bf29c8da2dfa"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PSCREG_BASE" ref="af88bc4777df1969d3a81bf29c8da2dfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_PSCREG_BASE&#160;&#160;&#160;0x00441000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of PSC registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_PSCREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a42268db20af17bd3db86b7fa9d27a9ad"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PCIREG_BASE" ref="a42268db20af17bd3db86b7fa9d27a9ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_PCIREG_BASE&#160;&#160;&#160;0x0041A000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of PCI backend registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_PCIREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a2b419a7fb1adf56734f95c79ca2c2ff8"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PEERVLYNQREG_BASE" ref="a2b419a7fb1adf56734f95c79ca2c2ff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_PEERVLYNQREG_BASE&#160;&#160;&#160;0x00601000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base address of VLYNQ registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_PEERVLYNQREG_BASE </dd></dl>

</div>
</div>
<a class="anchor" id="a2b0fe5c3ee443189bda1c15c40d8151c"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_SOFTINT1_MASK" ref="a2b0fe5c3ee443189bda1c15c40d8151c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_SOFTINT1_MASK&#160;&#160;&#160;0x02000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask for generating soft int1 (DSP-&gt;GPP) ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_SOFTINT1_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a2f8bb65f17d3daa11d4146f573460c9b"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_LRESET_MASK" ref="a2f8bb65f17d3daa11d4146f573460c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_LRESET_MASK&#160;&#160;&#160;0x00000100u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mask for reseting/releasing GEM. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_LRESET_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a8881c8bba4640e7442c5ca0806466870"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_INTSTATUS_MASK" ref="a8881c8bba4640e7442c5ca0806466870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_INTSTATUS_MASK&#160;&#160;&#160;0x00080000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_INTSTATUS_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a0f158affe815c79af939a043e273bb5c"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_BOOTCMPLTBC_MASK" ref="a0f158affe815c79af939a043e273bb5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_BOOTCMPLTBC_MASK&#160;&#160;&#160;0x00000001u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_BOOTCMPLTBC_MASK </dd></dl>

</div>
</div>
<a class="anchor" id="a356c1cd025667d3579f0b5af5e07ff4c"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_VLYNQ_WINDOWSIZE" ref="a356c1cd025667d3579f0b5af5e07ff4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM6437_VLYNQ_WINDOWSIZE&#160;&#160;&#160;0x04000000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Total size exposed by VLYNQ 64MB. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DM6437_VLYNQ_WINDOWSIZE </dd></dl>

</div>
</div>
<a class="anchor" id="a72f9cb3f14a1cb2d37c92357e3075657"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DRA44XGEM_EDMA_REGBASE" ref="a72f9cb3f14a1cb2d37c92357e3075657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRA44XGEM_EDMA_REGBASE&#160;&#160;&#160;0x01C00000u</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Base Address of DRA44xGEM EDMA controller registers. ============================================================================. </p>
<p>============================================================================ </p>
<dl class="user"><dt><b>Constant:</b></dt><dd>DRA44XGEM_EDMA_REGBASE </dd></dl>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="ab5daa828acdbcedc4e6dd5c604638391"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_devRegs" ref="ab5daa828acdbcedc4e6dd5c604638391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m6437__dev_regs__tag.html">DM6437_devRegs_tag</a>  <a class="el" href="struct_d_m6437__dev_regs__tag.html">DM6437_devRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5617728676e99a630e161bdd8c60a8a5"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_pllRegs" ref="a5617728676e99a630e161bdd8c60a8a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m6437__pll_regs__tag.html">DM6437_pllRegs_tag</a>  <a class="el" href="struct_d_m6437__pll_regs__tag.html">DM6437_pllRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa06ee6febf9fd998d32ef93ac5d7efa4"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_pscRegs" ref="aa06ee6febf9fd998d32ef93ac5d7efa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m6437__psc_regs__tag.html">DM6437_pscRegs_tag</a>  <a class="el" href="struct_d_m6437__psc_regs__tag.html">DM6437_pscRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a530c42fd5efb6299ef1c1ad66c376760"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_pciRegs" ref="a530c42fd5efb6299ef1c1ad66c376760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m6437__pci_regs.html">DM6437_pciRegs</a>  <a class="el" href="struct_d_m6437__pci_regs.html">DM6437_pciRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4734b7feaf4abce247b686bcc0f1105"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_vlynqRegs" ref="aa4734b7feaf4abce247b686bcc0f1105" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m6437__vlynq_regs.html">DM6437_vlynqRegs</a>  <a class="el" href="struct_d_m6437__vlynq_regs.html">DM6437_vlynqRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a24912aeec366c726b1f684f8a80ae873"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DRA44XGEM_paramEntry" ref="a24912aeec366c726b1f684f8a80ae873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m6437__param_entry__tags.html">DM6437_paramEntry_tags</a>  <a class="el" href="struct_d_m6437__param_entry__tags.html">DRA44XGEM_paramEntry</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1" /><small>
Copyright  2011, Texas Instruments Incorporated</small>
</body>
</html>
