// Seed: 2965193166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4 = id_2;
  type_7 id_5 (
      .id_0(id_3),
      .id_1(id_2),
      .id_2(id_4),
      .id_3(id_1),
      .id_4(id_4)
  );
  always begin
    id_1 <= id_3 >= 1;
  end
endmodule
