git clone --depth 1 --no-tags https://github.com/SuperLiaoXH/SystolicArray-2D-FP16.git f:/verilog_sva_gh_scraper/data/full_repos/605446040
git clone --depth 1 --no-tags https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/609214770
git clone --depth 1 --no-tags https://github.com/MasterPu2020/CycleComputerSoCSofteware.git f:/verilog_sva_gh_scraper/data/full_repos/611198160
git clone --depth 1 --no-tags https://github.com/tom-urkin/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/600667527
git clone --depth 1 --no-tags https://github.com/Rohan-s18/CSDS-281.git f:/verilog_sva_gh_scraper/data/full_repos/606243396
git clone --depth 1 --no-tags https://github.com/ssayin/riscv32-cosim-model.git f:/verilog_sva_gh_scraper/data/full_repos/606561962
git clone --depth 1 --no-tags https://github.com/helghast098/Sobel-Filter-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/615879244
git clone --depth 1 --no-tags https://github.com/pulp-platform/mailbox_unit.git f:/verilog_sva_gh_scraper/data/full_repos/627454017
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/My_Verification_work.git f:/verilog_sva_gh_scraper/data/full_repos/624641253
git clone --depth 1 --no-tags https://github.com/prithvi-narayan-bhat/Custom_RISC_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/599355418
git clone --depth 1 --no-tags https://github.com/feipenghhq/Verilog-Design-Example.git f:/verilog_sva_gh_scraper/data/full_repos/608472241
git clone --depth 1 --no-tags https://github.com/anthonyarusso/systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/614088001
git clone --depth 1 --no-tags https://github.com/Vo1tis/comp_arch_t9.git f:/verilog_sva_gh_scraper/data/full_repos/613057058
git clone --depth 1 --no-tags https://github.com/YukunXue/Simple_RISC-V_5Stage.git f:/verilog_sva_gh_scraper/data/full_repos/622972105
git clone --depth 1 --no-tags https://github.com/ssfaruqu/cse-225-final_proj.git f:/verilog_sva_gh_scraper/data/full_repos/615874696
git clone --depth 1 --no-tags https://github.com/kitune-san/LDST_Sequencer.git f:/verilog_sva_gh_scraper/data/full_repos/620897923
git clone --depth 1 --no-tags https://github.com/va7deo/NextSpace.git f:/verilog_sva_gh_scraper/data/full_repos/613446279
git clone --depth 1 --no-tags https://github.com/Chris-Du/EE552_NOC.git f:/verilog_sva_gh_scraper/data/full_repos/622315423
git clone --depth 1 --no-tags https://github.com/OFS/oneapi-asp.git f:/verilog_sva_gh_scraper/data/full_repos/602755661
git clone --depth 1 --no-tags https://github.com/RoaLogic/apb4_uart16550.git f:/verilog_sva_gh_scraper/data/full_repos/607906101
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_awg.git f:/verilog_sva_gh_scraper/data/full_repos/605530919
git clone --depth 1 --no-tags https://github.com/Shashvat300/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/627056527
git clone --depth 1 --no-tags https://github.com/Francis-Nguyen/MEM_MMU_LIB.git f:/verilog_sva_gh_scraper/data/full_repos/603953781
git clone --depth 1 --no-tags https://github.com/federicorossifr/ppu.git f:/verilog_sva_gh_scraper/data/full_repos/621667843
git clone --depth 1 --no-tags https://github.com/tom-urkin/FIR-filter.git f:/verilog_sva_gh_scraper/data/full_repos/607142622
git clone --depth 1 --no-tags https://github.com/robotman2412/Axolotl-Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/617193709
git clone --depth 1 --no-tags https://github.com/t-ngtn/cpuex22-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/606280363
git clone --depth 1 --no-tags https://github.com/AlonsoChate/EECS470_Final.git f:/verilog_sva_gh_scraper/data/full_repos/616641748
git clone --depth 1 --no-tags https://github.com/nmasten/CPE-333-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/612782750
git clone --depth 1 --no-tags https://github.com/gcasa/NeXT_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/621030923
git clone --depth 1 --no-tags https://github.com/Youssefmdany/UART.git f:/verilog_sva_gh_scraper/data/full_repos/619914293
git clone --depth 1 --no-tags https://github.com/abdullah8a0/one-chan.git f:/verilog_sva_gh_scraper/data/full_repos/599691868
git clone --depth 1 --no-tags https://github.com/ryuz/jellyvl.git f:/verilog_sva_gh_scraper/data/full_repos/609500629
git clone --depth 1 --no-tags https://github.com/vani2620/Custom-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/626224951
git clone --depth 1 --no-tags https://github.com/kaizerbrian7/Verilog_testbench_memory_module.git f:/verilog_sva_gh_scraper/data/full_repos/625140636
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/UVM_Environment.git f:/verilog_sva_gh_scraper/data/full_repos/604202386
git clone --depth 1 --no-tags https://github.com/kiiisy/MatrixLed.git f:/verilog_sva_gh_scraper/data/full_repos/618726348
git clone --depth 1 --no-tags https://github.com/ZhaochenZhu/CSE-141L.git f:/verilog_sva_gh_scraper/data/full_repos/606525473
git clone --depth 1 --no-tags https://github.com/amkamir82/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/628106114
git clone --depth 1 --no-tags https://github.com/zhaoguangzai/remote_update.git f:/verilog_sva_gh_scraper/data/full_repos/613777243
git clone --depth 1 --no-tags https://github.com/brsf11/AHB_Lite_Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/621105930
git clone --depth 1 --no-tags https://github.com/davidel/v_fplib.git f:/verilog_sva_gh_scraper/data/full_repos/609945050
git clone --depth 1 --no-tags https://github.com/Suriya2882002/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604275579
git clone --depth 1 --no-tags https://github.com/Ahmed0100/logic_analyzer_vga_fpga_v1_0.git f:/verilog_sva_gh_scraper/data/full_repos/600699890
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/FPGA_FOC.git f:/verilog_sva_gh_scraper/data/full_repos/620277886
git clone --depth 1 --no-tags https://github.com/saswat711/RTL-Designs-and-Testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/622525368
git clone --depth 1 --no-tags https://github.com/elvisfox/dspba_stft.git f:/verilog_sva_gh_scraper/data/full_repos/618653598
git clone --depth 1 --no-tags https://github.com/xianwen123/AHBRAM.git f:/verilog_sva_gh_scraper/data/full_repos/601975202
git clone --depth 1 --no-tags https://github.com/Teintetu/systemverilog-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/615662014
git clone --depth 1 --no-tags https://github.com/yz-gu/EE552_Project.git f:/verilog_sva_gh_scraper/data/full_repos/623174079
git clone --depth 1 --no-tags https://github.com/Nameer-Iqbal-Ansari/UVM-OOP_work.git f:/verilog_sva_gh_scraper/data/full_repos/628700561
git clone --depth 1 --no-tags https://github.com/semify-eda/tristan.git f:/verilog_sva_gh_scraper/data/full_repos/622969346
git clone --depth 1 --no-tags https://github.com/bbbjason/Laser-Treatment.git f:/verilog_sva_gh_scraper/data/full_repos/624332600
git clone --depth 1 --no-tags https://github.com/everactive/svmetadata.git f:/verilog_sva_gh_scraper/data/full_repos/627080289
git clone --depth 1 --no-tags https://github.com/tuna5309/Verification-of-8x1-mux-with-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/622183409
git clone --depth 1 --no-tags https://github.com/Hayatlodhi/System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/603809265
git clone --depth 1 --no-tags https://github.com/spacebiz24/SystemVerilog-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/609264052
git clone --depth 1 --no-tags https://github.com/everactive/bathtub.git f:/verilog_sva_gh_scraper/data/full_repos/627076589
git clone --depth 1 --no-tags https://github.com/alexPhimanesone/Graphics-Controller-for-FPGA-DE10-Nano.git f:/verilog_sva_gh_scraper/data/full_repos/602201035
git clone --depth 1 --no-tags https://github.com/zongqing0068/digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/606399245
git clone --depth 1 --no-tags https://github.com/mddanish05/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/602210146
git clone --depth 1 --no-tags https://github.com/canhduc01/wb2apb.git f:/verilog_sva_gh_scraper/data/full_repos/620234029
git clone --depth 1 --no-tags https://github.com/everactive/volatile-regs.git f:/verilog_sva_gh_scraper/data/full_repos/627081951
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/610678274
git clone --depth 1 --no-tags https://github.com/incolore-team/corewave.git f:/verilog_sva_gh_scraper/data/full_repos/616034067
git clone --depth 1 --no-tags https://github.com/0xArt/Passe_Passe_Network_Switch.git f:/verilog_sva_gh_scraper/data/full_repos/627282413
git clone --depth 1 --no-tags https://github.com/pradoom/AHBtoABP_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/614265598
git clone --depth 1 --no-tags https://github.com/tms4517/RISC-V_DDCA.git f:/verilog_sva_gh_scraper/data/full_repos/607564611
git clone --depth 1 --no-tags https://github.com/du6293/single_cycle_processor_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/625870274
git clone --depth 1 --no-tags https://github.com/dineshannayya/qspis.git f:/verilog_sva_gh_scraper/data/full_repos/600331354
git clone --depth 1 --no-tags https://github.com/ayandeephazra/ECE554_GroupProject.git f:/verilog_sva_gh_scraper/data/full_repos/607929436
git clone --depth 1 --no-tags https://github.com/Teintetu/sv_asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/620240434
git clone --depth 1 --no-tags https://github.com/kankshikomre/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/620461306
git clone --depth 1 --no-tags https://github.com/theophile-gousselot/cv32e40p_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/617020773
git clone --depth 1 --no-tags https://github.com/scarv/eliminate.git f:/verilog_sva_gh_scraper/data/full_repos/614818058
git clone --depth 1 --no-tags https://github.com/BakrN/SIMDMultiproc.git f:/verilog_sva_gh_scraper/data/full_repos/604573193
git clone --depth 1 --no-tags https://github.com/munim-sah75/Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB.git f:/verilog_sva_gh_scraper/data/full_repos/627347202
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/bch.git f:/verilog_sva_gh_scraper/data/full_repos/606441088
git clone --depth 1 --no-tags https://github.com/mohamedibrahem399/HMC_Controller_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/607843337
git clone --depth 1 --no-tags https://github.com/ahmedatef935/Mips-Verification-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/615718494
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_receiver.git f:/verilog_sva_gh_scraper/data/full_repos/615659462
git clone --depth 1 --no-tags https://github.com/ahmedatef935/AES-Verification-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/615711519
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/RISCV-Signle-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/617821128
git clone --depth 1 --no-tags https://github.com/DOUDIU/AVS3-RDOQ.git f:/verilog_sva_gh_scraper/data/full_repos/610731648
git clone --depth 1 --no-tags https://github.com/danook/cpuex2022-group7-core-public.git f:/verilog_sva_gh_scraper/data/full_repos/610751804
git clone --depth 1 --no-tags https://github.com/mbcruz96/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/609640917
git clone --depth 1 --no-tags https://github.com/RickFerreira/EstudosProjetoDeSistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/609173745
git clone --depth 1 --no-tags https://github.com/tonyalfred/Memory-Verification-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/609215887
git clone --depth 1 --no-tags https://github.com/ingridjackeline/roteiros-loac.git f:/verilog_sva_gh_scraper/data/full_repos/608949720
git clone --depth 1 --no-tags https://github.com/sanket1109/ALPHA-21264-Branch-Predictor-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/625366392
git clone --depth 1 --no-tags https://github.com/Marcotronics/100daysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/605749421
git clone --depth 1 --no-tags https://github.com/Dieg0C0rd0v4/SPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/612795810
git clone --depth 1 --no-tags https://github.com/geitanksha/rubiks-cube-simulator.git f:/verilog_sva_gh_scraper/data/full_repos/618565649
git clone --depth 1 --no-tags https://github.com/juinchuen/RayTracer.git f:/verilog_sva_gh_scraper/data/full_repos/624097153
git clone --depth 1 --no-tags https://github.com/Teimir/FPGAClock.git f:/verilog_sva_gh_scraper/data/full_repos/618132215
git clone --depth 1 --no-tags https://github.com/chetha123/constraints_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/616989591
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axis_register.git f:/verilog_sva_gh_scraper/data/full_repos/604521480
git clone --depth 1 --no-tags https://github.com/Salinerojj/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/607793087
git clone --depth 1 --no-tags https://github.com/KaushikVempati/Inter-Integrated-CirCuit-I2C-.git f:/verilog_sva_gh_scraper/data/full_repos/623424181
git clone --depth 1 --no-tags https://github.com/nilaydesai13/APB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/628021863
