/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xfft_v7_2_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xfft_v7_2_7 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xfft_v7_2_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work xfft_v7_2_7 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xfft_v7_2_7/.cxl.vhdl.xfft_v7_2_7.xfft_v7_2_7.lin64.cmf
