#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5798348e35f0 .scope module, "uart_tx_tb" "uart_tx_tb" 2 3;
 .timescale -9 -12;
v0x579834900180_0 .var "clk", 0 0;
v0x579834900240_0 .var "data_in", 7 0;
v0x5798349002e0_0 .var "rst_n", 0 0;
v0x5798349003e0_0 .net "tx_busy", 0 0, v0x5798348ffe80_0;  1 drivers
v0x5798349004b0_0 .net "tx_out", 0 0, v0x5798348fff40_0;  1 drivers
v0x579834900550_0 .var "tx_start", 0 0;
E_0x5798348d9bb0 .event anyedge, v0x5798348ffe80_0;
S_0x5798348e3780 .scope module, "uut" "uart_tx" 2 19, 3 1 0, S_0x5798348e35f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_0x5798348cdda0 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000011100001000000000>;
P_0x5798348cdde0 .param/l "CLKS_PER_BIT" 1 3 21, +C4<00000000000000000000000110110010>;
P_0x5798348cde20 .param/l "CLK_FREQ" 0 3 2, +C4<00000010111110101111000010000000>;
P_0x5798348cde60 .param/l "DATA" 1 3 16, C4<010>;
P_0x5798348cdea0 .param/l "IDLE" 1 3 14, C4<000>;
P_0x5798348cdee0 .param/l "PARITY" 1 3 17, C4<011>;
P_0x5798348cdf20 .param/l "START" 1 3 15, C4<001>;
P_0x5798348cdf60 .param/l "STOP" 1 3 18, C4<100>;
v0x5798348cdc70_0 .var "bit_idx", 2 0;
v0x5798348cedf0_0 .net "clk", 0 0, v0x579834900180_0;  1 drivers
v0x5798348ff950_0 .var "clk_cnt", 15 0;
v0x5798348ffa10_0 .net "data_in", 7 0, v0x579834900240_0;  1 drivers
v0x5798348ffaf0_0 .var "data_reg", 7 0;
v0x5798348ffc20_0 .var "parity_bit", 0 0;
v0x5798348ffce0_0 .net "rst_n", 0 0, v0x5798349002e0_0;  1 drivers
v0x5798348ffda0_0 .var "state", 2 0;
v0x5798348ffe80_0 .var "tx_busy", 0 0;
v0x5798348fff40_0 .var "tx_out", 0 0;
v0x579834900000_0 .net "tx_start", 0 0, v0x579834900550_0;  1 drivers
E_0x5798348d9200/0 .event negedge, v0x5798348ffce0_0;
E_0x5798348d9200/1 .event posedge, v0x5798348cedf0_0;
E_0x5798348d9200 .event/or E_0x5798348d9200/0, E_0x5798348d9200/1;
    .scope S_0x5798348e3780;
T_0 ;
    %wait E_0x5798348d9200;
    %load/vec4 v0x5798348ffce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5798348fff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5798348ffe80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5798348cdc70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5798348ffaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5798348ffc20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5798348ffda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5798348fff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5798348ffe80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5798348cdc70_0, 0;
    %load/vec4 v0x579834900000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5798348ffe80_0, 0;
    %load/vec4 v0x5798348ffa10_0;
    %assign/vec4 v0x5798348ffaf0_0, 0;
    %load/vec4 v0x5798348ffa10_0;
    %xor/r;
    %assign/vec4 v0x5798348ffc20_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5798348fff40_0, 0;
    %load/vec4 v0x5798348ff950_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0x5798348ff950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
T_0.12 ;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5798348ffaf0_0;
    %load/vec4 v0x5798348cdc70_0;
    %part/u 1;
    %assign/vec4 v0x5798348fff40_0, 0;
    %load/vec4 v0x5798348ff950_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0x5798348ff950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %load/vec4 v0x5798348cdc70_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0x5798348cdc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5798348cdc70_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5798348cdc70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
T_0.16 ;
T_0.14 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5798348ffc20_0;
    %assign/vec4 v0x5798348fff40_0, 0;
    %load/vec4 v0x5798348ff950_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.17, 5;
    %load/vec4 v0x5798348ff950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
T_0.18 ;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5798348fff40_0, 0;
    %load/vec4 v0x5798348ff950_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.19, 5;
    %load/vec4 v0x5798348ff950_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5798348ff950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5798348ffda0_0, 0;
T_0.20 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5798348e35f0;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x579834900180_0;
    %inv;
    %store/vec4 v0x579834900180_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5798348e35f0;
T_2 ;
    %vpi_call 2 34 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5798348e35f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579834900180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5798349002e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579834900550_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x579834900240_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5798349002e0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 49 "$display", "Test 1: Sending 'A' (0x41)..." {0 0 0};
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x579834900240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579834900550_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579834900550_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x5798349003e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0x5798348d9bb0;
    %jmp T_2.0;
T_2.1 ;
T_2.2 ;
    %load/vec4 v0x5798349003e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.3, 6;
    %wait E_0x5798348d9bb0;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 2 58 "$display", "Test 1 Complete!" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 63 "$display", "Test 2: Sending 'B' (0x42)..." {0 0 0};
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x579834900240_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579834900550_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579834900550_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x5798349003e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.5, 6;
    %wait E_0x5798348d9bb0;
    %jmp T_2.4;
T_2.5 ;
T_2.6 ;
    %load/vec4 v0x5798349003e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0x5798348d9bb0;
    %jmp T_2.6;
T_2.7 ;
    %vpi_call 2 71 "$display", "Test 2 Complete!" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/uart_tx_tb.v";
    "src/uart_tx.v";
