
---------- Begin Simulation Statistics ----------
final_tick                               1039762092258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 454595                       # Simulator instruction rate (inst/s)
host_mem_usage                              135297488                       # Number of bytes of host memory used
host_op_rate                                   531580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38308.70                       # Real time elapsed on the host
host_tick_rate                                2616085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 17414937045                       # Number of instructions simulated
sim_ops                                   20364127933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.100219                       # Number of seconds simulated
sim_ticks                                100218825098                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                   7                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls                6384                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                   8                       # Number of system calls
system.cpu19.committedInsts                         0                       # Number of instructions committed
system.cpu19.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.idle_fraction                          0                       # Percentage of idle cycles
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu19.numCycles                              0                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles                        0                       # Number of busy cycles
system.cpu19.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                         0                       # number of times a function call or return occured
system.cpu19.num_idle_cycles                        0                       # Number of idle cycles
system.cpu19.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu19.num_int_insts                          0                       # number of integer instructions
system.cpu19.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu19.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu19.num_load_insts                         0                       # Number of load instructions
system.cpu19.num_mem_refs                           0                       # number of memory refs
system.cpu19.num_store_insts                        0                       # Number of store instructions
system.cpu19.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu19.num_vec_insts                          0                       # number of vector instructions
system.cpu19.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu19.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu19.op_class::IntMult                      0                       # Class of executed instruction
system.cpu19.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu19.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu19.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu19.op_class::MemRead                      0                       # Class of executed instruction
system.cpu19.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu19.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu19.op_class::total                        0                       # Class of executed instruction
system.cpu19.workload.numSyscalls                   6                       # Number of system calls
system.cpu20.committedInsts                         0                       # Number of instructions committed
system.cpu20.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.idle_fraction                          0                       # Percentage of idle cycles
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu20.numCycles                              0                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.num_busy_cycles                        0                       # Number of busy cycles
system.cpu20.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_func_calls                         0                       # number of times a function call or return occured
system.cpu20.num_idle_cycles                        0                       # Number of idle cycles
system.cpu20.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu20.num_int_insts                          0                       # number of integer instructions
system.cpu20.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu20.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu20.num_load_insts                         0                       # Number of load instructions
system.cpu20.num_mem_refs                           0                       # number of memory refs
system.cpu20.num_store_insts                        0                       # Number of store instructions
system.cpu20.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu20.num_vec_insts                          0                       # number of vector instructions
system.cpu20.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu20.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu20.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu20.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu20.op_class::IntMult                      0                       # Class of executed instruction
system.cpu20.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu20.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu20.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu20.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu20.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu20.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu20.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu20.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu20.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu20.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu20.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu20.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu20.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu20.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu20.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu20.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu20.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu20.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu20.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu20.op_class::MemRead                      0                       # Class of executed instruction
system.cpu20.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu20.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu20.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu20.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu20.op_class::total                        0                       # Class of executed instruction
system.cpu20.workload.numSyscalls                   7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     14516226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7528077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27883562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    43.847081                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits      30059749                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups     68555873                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect        56057                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted     61774923                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits      1812572                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups      1813261                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses          689                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups      77439305                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS       5783393                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       138435276                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      129223557                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts        55899                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches         76806447                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events     25409983                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls      3984063                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts      1511588                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts    360347533                       # Number of instructions committed
system.switch_cpus00.commit.committedOps    419267669                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples    240113634                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.746122                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.650067                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0    130758742     54.46%     54.46% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1     28930593     12.05%     66.51% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2     23602505      9.83%     76.34% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3      5949794      2.48%     78.81% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     15202447      6.33%     85.14% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5      3700400      1.54%     86.69% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6      3223158      1.34%     88.03% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7      3336012      1.39%     89.42% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8     25409983     10.58%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total    240113634                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls      5768849                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts       373560083                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads            81467797                       # Number of loads committed
system.switch_cpus00.commit.membars           4426713                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu    259734643     61.95%     61.95% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     16379098      3.91%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead     81467797     19.43%     85.29% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite     61686131     14.71%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total    419267669                       # Class of committed instruction
system.switch_cpus00.commit.refs            143153928                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts         6806435                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts         360347533                       # Number of Instructions Simulated
system.switch_cpus00.committedOps           419267669                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     0.666948                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               0.666948                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles    145657437                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          163                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved     30011105                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts    421610844                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles       27717290                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles        53245263                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles        58405                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts          530                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     13653402                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches          77439305                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines        50975515                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles           189258744                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes         6129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts            363193135                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles           90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles        117126                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.322217                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles     51014327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches     37655714                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.511208                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples    240331803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.757874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.826799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0      155607381     64.75%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       11144842      4.64%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2        7059032      2.94%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3        8977723      3.74%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       13198325      5.49%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5        6165077      2.57%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6        7894553      3.28%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7        2987993      1.24%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8       27296877     11.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total    240331803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  1110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts        83653                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches       76900212                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.760574                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          146502938                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores         61769858                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles       6308580                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts     81759675                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts      3997917                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts          524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts     61886150                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts    420776262                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts     84733080                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts        52131                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts    423123851                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       264377                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents       312458                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles        58405                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles       923061                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     15466874                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation         3604                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      3098821                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads       291878                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores       200018                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents         3604                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect        83081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers       404481208                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count           419937024                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.576019                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers       232988744                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.747314                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent            419955787                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads      517449765                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes     300448540                       # number of integer regfile writes
system.switch_cpus00.ipc                     1.499368                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               1.499368                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu    260257062     61.50%     61.50% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     16380699      3.87%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead     84748326     20.03%     85.40% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite     61789892     14.60%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total    423175982                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt           6587815                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.015568                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu        824537     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult       885356     13.44%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead      1994158     30.27%     56.23% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite      2883764     43.77%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses    419848668                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   1073893804                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses    413129526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes    415472448                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded        416778344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued       423175982                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded      3997918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined      1508591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued         1194                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved        13854                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined      1326239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples    240331803                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.760799                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     2.066532                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0     99971876     41.60%     41.60% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1     40044201     16.66%     58.26% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2     27437917     11.42%     69.68% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     22246373      9.26%     78.93% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4     17594616      7.32%     86.25% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     17754723      7.39%     93.64% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6      8204656      3.41%     97.06% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7      3482715      1.45%     98.50% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8      3594726      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total    240331803                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.760791                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses      9915129                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads     19378972                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses      6807498                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes      6815987                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads      3059700                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores      3486545                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads     81759675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores     61886150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads     445305598                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes     15936226                       # number of misc regfile writes
system.switch_cpus00.numCycles              240332913                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.rename.BlockCycles      10722276                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps    439132842                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     16141611                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles       33488613                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents      9519148                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents         3017                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups    675549638                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts    421176449                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands    441180014                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles        60875120                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents      5783715                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles        58405                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles     37099718                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps        2047165                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups    515769009                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles     98087664                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts      4897139                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts        79683993                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts      3997928                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups      4541132                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads          635482817                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes         841776710                       # The number of ROB writes
system.switch_cpus00.timesIdled                    10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads        4538421                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes       2269078                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    88.586117                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      18487314                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     20869313                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       385773                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     47493258                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits      1989881                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups      1995298                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses         5417                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      57981875                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       2488080                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          194                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads        82684731                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes       74972826                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       384588                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         53498098                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     13473552                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls      5574242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     12415248                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    237505461                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    270833263                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    238094279                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     1.137504                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.185118                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    153909420     64.64%     64.64% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     34536953     14.51%     79.15% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     12234758      5.14%     84.29% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      9202174      3.86%     88.15% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      6197637      2.60%     90.75% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      2240815      0.94%     91.70% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      3655557      1.54%     93.23% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      2643413      1.11%     94.34% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     13473552      5.66%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    238094279                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      2379497                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       242636752                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            58020485                       # Number of loads committed
system.switch_cpus01.commit.membars           8224305                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    164666873     60.80%     60.80% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult       930682      0.34%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.14% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     58020485     21.42%     82.57% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     47215223     17.43%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    270833263                       # Class of committed instruction
system.switch_cpus01.commit.refs            105235708                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts           14807                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         237505461                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           270833263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.009723                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.009723                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    188265159                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred         1202                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     17959510                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    287197248                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       11059235                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        30091255                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       389244                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts         7192                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     10009488                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          57981875                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        31424824                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           207756643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       120564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            258051222                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles        780858                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.241778                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     31667240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     22965275                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              1.076045                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    239814383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.227114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.557609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      182905217     76.27%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1        7654240      3.19%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2        5310603      2.21%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        6309292      2.63%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        5879783      2.45%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        2551408      1.06%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        4848933      2.02%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        3132678      1.31%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       21222229      8.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    239814383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       411531                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       54216367                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           1.157708                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          107761612                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         48086414                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles       5147672                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts     60369840                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts      5332852                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        68757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     49389496                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    283248060                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts     59675198                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       529570                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    277635192                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents        77335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents       343790                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       389244                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles       422522                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked          397                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      1780923                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation         3426                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads       639652                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads      2349355                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores      2174273                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents         3426                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       168153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       243378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       249640111                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           276715612                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.559726                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       139729967                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             1.153873                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            276796194                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      318226109                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     191998151                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.990371                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.990371                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    169214933     60.83%     60.83% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult       930685      0.33%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv            2      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            2      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            1      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     61.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead     59855104     21.52%     82.69% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     48164035     17.31%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    278164762                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt           7515989                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.027020                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        559542      7.44%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      7.44% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      3566548     47.45%     54.90% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      3389899     45.10%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    285665713                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads    803680123                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    276700648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    295650777                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        277532249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       278164762                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded      5715811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     12414797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        50281                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved       141569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     10542586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    239814383                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     1.159917                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.947709                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    151354389     63.11%     63.11% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     27494976     11.47%     74.58% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     13350685      5.57%     80.15% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     11733291      4.89%     85.04% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     13067557      5.45%     90.49% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5      8237215      3.43%     93.92% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      8739974      3.64%     97.57% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      3817972      1.59%     99.16% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      2018324      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    239814383                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 1.159916                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses        15038                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads        30054                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses        14964                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes        15229                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads      6742035                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores      5634277                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads     60369840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     49389496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     293852279                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes     20928286                       # number of misc regfile writes
system.switch_cpus01.numCycles              239814617                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles             518296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles       7093964                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    271324748                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents      1585534                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       15793784                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents         3620                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents         5689                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    417559425                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    285134467                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    286380144                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        35374174                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     14732768                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       389244                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles     25956686                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       15055396                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    327453170                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles    155206529                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts      6292142                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts        57099516                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts      5348795                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups        14894                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads          507854496                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes         568218885                       # The number of ROB writes
system.switch_cpus01.timesIdled                   903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads          14851                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes           115                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    95.222512                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits       3605011                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups      3785881                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect           50                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       122424                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted      7562015                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits        44425                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups        55481                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        11056                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups       8711752                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS        395815                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads        13321491                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes       13072779                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       118015                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches          6907427                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events      3041233                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       157099                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts      7370483                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts     34660761                       # Number of instructions committed
system.switch_cpus02.commit.committedOps     41910645                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples     55094234                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.760708                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.050951                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0     45257673     82.15%     82.15% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1      2862209      5.20%     87.34% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2      1351711      2.45%     89.79% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3       664471      1.21%     91.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4       614269      1.11%     92.12% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5       642553      1.17%     93.28% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6       268909      0.49%     93.77% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7       391206      0.71%     94.48% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8      3041233      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total     55094234                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls       305100                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts        38040141                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads             9235314                       # Number of loads committed
system.switch_cpus02.commit.membars            224481                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu     24675249     58.88%     58.88% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult      1081769      2.58%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv          612      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead      9235314     22.04%     83.49% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite      6917701     16.51%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total     41910645                       # Class of committed instruction
system.switch_cpus02.commit.refs             16153015                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts         1409466                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts          34660761                       # Number of Instructions Simulated
system.switch_cpus02.committedOps            41910645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.618906                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.618906                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles     45220052                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred         4415                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved      3416941                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts     50419791                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles        3117554                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles         5760431                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       119144                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts        33039                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles      1894966                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches           8711752                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines         6003588                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles            49890454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes        26683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.Insts             44269158                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.SquashCycles        247106                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.155255                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles      6098141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches      4045251                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.788936                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples     56112148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.955050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.307106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0       45512588     81.11%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        1471145      2.62%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2        1117490      1.99%     85.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        1509565      2.69%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4         826541      1.47%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5         390061      0.70%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6         907583      1.62%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7         364275      0.65%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8        4012900      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total     56112148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       123444                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches        7528468                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.870785                       # Inst execution rate
system.switch_cpus02.iew.exec_refs           19818337                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores          7655754                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles       1550329                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts     10782186                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       174701                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        22965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts      8277603                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts     49235741                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts     12162583                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       114497                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts     48861953                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents        31847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents      7655300                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       119144                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles      7722888                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        11826                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads       864726                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation         1572                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads      1880216                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads      1546839                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores      1359878                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents         1572                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect        82672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect        40772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers        49243597                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count            46845736                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.544790                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers        26827402                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.834854                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent             46867335                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads       59093423                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes      34094840                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.617701                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.617701                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu     27883894     56.93%     56.93% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult      1214539      2.48%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv          612      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead     12196668     24.90%     84.32% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite      7680737     15.68%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total     48976450                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           1155773                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.023599                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        123705     10.70%     10.70% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult         7052      0.61%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead       628957     54.42%     65.73% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite       396059     34.27%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses     48437666                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads    151847809                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses     45434617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes     54590787                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded         49059770                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued        48976450                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       175971                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined      7324955                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        13875                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        18872                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined      4551593                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples     56112148                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.872831                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.759839                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0     39463297     70.33%     70.33% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1      5784481     10.31%     80.64% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2      3341276      5.95%     86.59% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3      1988498      3.54%     90.14% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4      1732981      3.09%     93.22% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5      1419231      2.53%     95.75% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6       975347      1.74%     97.49% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7       592534      1.06%     98.55% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8       814503      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total     56112148                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.872826                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses      1694557                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads      3386887                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses      1411119                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes      1971376                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads      1344122                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores      1149837                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads     10782186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores      8277603                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads      56754374                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes       630937                       # number of misc regfile writes
system.switch_cpus02.numCycles               56112518                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               1046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles      10058999                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps     42917030                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents      1081581                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles        3874828                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents     18115321                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents        11871                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups     79522459                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts     49684661                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands     50703582                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles         6845507                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents      2748332                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       119144                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles     22119439                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps        7786403                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups     60698199                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     13094222                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       190215                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts        10414453                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       185981                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups      1131592                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads          101331035                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes          99580724                       # The number of ROB writes
system.switch_cpus02.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads         940742                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes        470526                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    95.415735                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits       3624652                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups      3798799                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect           57                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       125445                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted      7620204                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits        46992                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups        56146                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses         9154                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups       8794242                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS        397212                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads        13424976                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes       13149876                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       120669                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches          6970371                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events      3047602                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       165443                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts      7291793                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts     34870355                       # Number of instructions committed
system.switch_cpus03.commit.committedOps     42132061                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples     55094810                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.764719                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.053935                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0     45173220     81.99%     81.99% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1      2907986      5.28%     87.27% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2      1361663      2.47%     89.74% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3       673912      1.22%     90.96% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4       615001      1.12%     92.08% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5       644884      1.17%     93.25% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6       280021      0.51%     93.76% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7       390521      0.71%     94.47% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8      3047602      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total     55094810                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls       307777                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts        38223209                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads             9232987                       # Number of loads committed
system.switch_cpus03.commit.membars            233464                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu     24887652     59.07%     59.07% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult      1071046      2.54%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv          584      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead      9232987     21.91%     83.53% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite      6939792     16.47%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total     42132061                       # Class of committed instruction
system.switch_cpus03.commit.refs             16172779                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts         1395012                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts          34870355                       # Number of Instructions Simulated
system.switch_cpus03.committedOps            42132061                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.609177                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.609177                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles     45135052                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred         4778                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved      3432870                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts     50589731                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles        3157869                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles         5822764                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       121769                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts        35995                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles      1874583                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches           8794242                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines         6046967                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles            49841994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes        27851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus03.fetch.Insts             44494797                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus03.fetch.SquashCycles        253090                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.156725                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles      6143488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches      4068856                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.792956                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples     56112039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.959081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.310877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0       45468162     81.03%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        1476455      2.63%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2        1124019      2.00%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        1505300      2.68%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4         832677      1.48%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5         405111      0.72%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6         908891      1.62%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7         365428      0.65%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8        4025996      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total     56112039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       126282                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches        7591737                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.873526                       # Inst execution rate
system.switch_cpus03.iew.exec_refs           19782948                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores          7674951                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles       1438799                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts     10747628                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       184083                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        23156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts      8294830                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts     49378979                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts     12107997                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       115345                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts     49015780                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents        29141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents      7618088                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       121769                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles      7682605                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        11582                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads       863654                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation         1518                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads      1843463                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads      1514621                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores      1355019                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents         1518                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect        84933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect        41349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers        49334191                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count            47039620                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.544792                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers        26876882                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.838308                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent             47061183                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads       59229373                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes      34212769                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.621436                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.621436                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu     28088577     57.17%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult      1199390      2.44%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv          584      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     59.61% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead     12141715     24.71%     84.33% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite      7700859     15.67%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total     49131125                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           1170661                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.023827                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        128266     10.96%     10.96% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult         6647      0.57%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead       630333     53.84%     65.37% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite       405415     34.63%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses     48625672                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads    152209080                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses     45642947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes     54693482                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded         49193690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued        49131125                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       185289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined      7246802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        14012                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        19845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined      4446496                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples     56112039                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.875590                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.764539                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0     39446210     70.30%     70.30% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1      5788939     10.32%     80.62% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2      3327894      5.93%     86.55% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3      1991381      3.55%     90.10% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4      1729276      3.08%     93.18% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5      1420885      2.53%     95.71% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6       986070      1.76%     97.47% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7       596766      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8       824618      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total     56112039                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.875581                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses      1676114                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads      3349882                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses      1396673                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes      1933714                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads      1321882                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores      1118090                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads     10747628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores      8294830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads      56733319                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes       664826                       # number of misc regfile writes
system.switch_cpus03.numCycles               56112588                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles                976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles       9843164                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps     43163916                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents      1039940                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles        3911083                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents     17645045                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents         9772                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups     79677482                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts     49836316                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands     50866785                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles         6894297                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents      2585540                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       121769                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles     21468880                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps        7702741                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups     60837697                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     13872842                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       200455                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts        10314367                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       197255                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups      1113513                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads          101467812                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes          99865417                       # The number of ROB writes
system.switch_cpus03.timesIdled                    20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads         931117                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes        465672                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    95.072099                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits       3639166                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups      3827796                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect           56                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       127648                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted      7636694                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits        48232                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups        57296                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses         9064                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups       8822249                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS        396954                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads        13452516                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes       13164153                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       122772                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches          6983180                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events      3048935                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       169457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts      7296558                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts     34928366                       # Number of instructions committed
system.switch_cpus04.commit.committedOps     42179310                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples     55091780                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.765619                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.054429                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0     45142282     81.94%     81.94% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1      2931674      5.32%     87.26% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2      1364553      2.48%     89.74% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3       669702      1.22%     90.95% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4       616193      1.12%     92.07% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5       646566      1.17%     93.25% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6       282783      0.51%     93.76% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7       389092      0.71%     94.47% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8      3048935      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total     55091780                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls       307595                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts        38257572                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads             9226878                       # Number of loads committed
system.switch_cpus04.commit.membars            243633                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu     24943908     59.14%     59.14% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult      1061672      2.52%     61.65% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv          634      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead      9226878     21.88%     83.53% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite      6946218     16.47%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total     42179310                       # Class of committed instruction
system.switch_cpus04.commit.refs             16173096                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts         1390035                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts          34928366                       # Number of Instructions Simulated
system.switch_cpus04.committedOps            42179310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.606510                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.606510                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles     45089184                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred         4880                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved      3445092                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts     50667026                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles        3177370                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles         5855823                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       123986                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts        36638                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles      1866048                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches           8822249                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines         6073010                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles            49812690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes        28806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.Insts             44608142                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.SquashCycles        257724                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.157224                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles      6170861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches      4084352                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.794973                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples     56112413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.960972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.312383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0       45440472     80.98%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        1485327      2.65%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2        1129079      2.01%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        1504490      2.68%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4         835401      1.49%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5         409796      0.73%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6         909793      1.62%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7         368269      0.66%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8        4029786      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total     56112413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       128748                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches        7605323                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.874173                       # Inst execution rate
system.switch_cpus04.iew.exec_refs           19773611                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores          7679164                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles       1440997                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts     10739473                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       188619                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        24740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts      8300519                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts     49433254                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts     12094447                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       120367                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts     49052259                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents        28600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents      7532762                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       123986                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles      7596676                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        11705                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads       862114                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation         1591                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads      1841099                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads      1512575                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores      1354282                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents         1591                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect        86312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect        42436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers        49319377                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count            47076402                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.544900                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers        26874115                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.838961                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent             47099308                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads       59249768                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes      34227277                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.622467                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.622467                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu     28147303     57.24%     57.24% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult      1189080      2.42%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv          634      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead     12129588     24.67%     84.33% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite      7706021     15.67%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total     49172626                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           1176129                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.023918                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        128993     10.97%     10.97% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult         6730      0.57%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead       630850     53.64%     65.18% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite       409556     34.82%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses     48675431                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads    152304135                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses     45684822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes     54761261                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded         49243297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued        49172626                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       189957                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined      7253828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        14468                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        20499                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined      4466307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples     56112413                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.876323                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.765229                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0     39428464     70.27%     70.27% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1      5803841     10.34%     80.61% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2      3326115      5.93%     86.54% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3      1991784      3.55%     90.09% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4      1730654      3.08%     93.17% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5      1421766      2.53%     95.71% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6       986111      1.76%     97.46% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7       596333      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8       827345      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total     56112413                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.876318                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses      1673324                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads      3344127                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses      1391580                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes      1927315                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads      1318169                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores      1129600                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads     10739473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores      8300519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads      56721872                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes       680673                       # number of misc regfile writes
system.switch_cpus04.numCycles               56112757                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles                807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles       9762339                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps     43208259                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents      1030567                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles        3930513                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents     17365975                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents        10038                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups     79756021                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts     49900890                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands     50927657                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles         6919031                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents      2546865                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       123986                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles     21154944                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps        7719270                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups     60890358                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     14221596                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       205446                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts        10275168                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       202262                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups      1111083                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads          101514730                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes          99972897                       # The number of ROB writes
system.switch_cpus04.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads         927713                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes        464136                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    94.961686                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits       3629749                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups      3822330                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect           49                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       126583                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted      7630922                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits        47720                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups        58504                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        10784                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups       8813484                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS        397336                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads        13427835                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes       13157289                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       121779                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches          6984346                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events      3054998                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       167348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts      7260670                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts     34943480                       # Number of instructions committed
system.switch_cpus05.commit.committedOps     42216300                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples     55096018                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.766231                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.056138                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0     45160779     81.97%     81.97% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1      2911460      5.28%     87.25% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2      1359811      2.47%     89.72% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3       673157      1.22%     90.94% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4       622596      1.13%     92.07% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5       640857      1.16%     93.23% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6       275426      0.50%     93.73% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7       396934      0.72%     94.46% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8      3054998      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total     55096018                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls       308383                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts        38303476                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads             9246472                       # Number of loads committed
system.switch_cpus05.commit.membars            237493                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu     24943287     59.08%     59.08% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult      1068257      2.53%     61.61% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv          610      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead      9246472     21.90%     83.52% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite      6957674     16.48%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total     42216300                       # Class of committed instruction
system.switch_cpus05.commit.refs             16204146                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts         1396185                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts          34943480                       # Number of Instructions Simulated
system.switch_cpus05.committedOps            42216300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.605792                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.605792                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles     45115651                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred         4808                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved      3436832                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts     50658521                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles        3165447                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles         5834073                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       122871                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts        36131                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles      1873341                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches           8813484                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines         6057508                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles            49828844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes        28644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts             44568070                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles        255350                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.157070                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles      6154855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches      4074805                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.794270                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples     56111386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.960542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.312502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0       45454609     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        1478782      2.64%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2        1122557      2.00%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        1504238      2.68%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4         834889      1.49%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5         407577      0.73%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6         910305      1.62%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7         365987      0.65%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8        4032442      7.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total     56111386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       127654                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches        7603539                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.874487                       # Inst execution rate
system.switch_cpus05.iew.exec_refs           19798793                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores          7687208                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles       1453946                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts     10750950                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       186325                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        22449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts      8306674                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts     49434874                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts     12111585                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       117557                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts     49069171                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents        28603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents      7535194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       122871                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles      7599697                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        11728                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads       864835                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation         1526                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads      1843351                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads      1504445                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores      1348972                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents         1526                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect        85611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect        42043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers        49367787                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count            47090843                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.544803                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers        26895699                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.839230                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent             47112199                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads       59293028                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes      34242591                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.622746                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.622746                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu     28131460     57.19%     57.19% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult      1195541      2.43%     59.62% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv          610      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead     12144389     24.69%     84.32% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite      7714728     15.68%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total     49186728                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           1175088                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.023890                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        130086     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult         6953      0.59%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead       631690     53.76%     65.42% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite       406359     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses     48683811                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads    152320597                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses     45693115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes     54720191                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded         49247285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued        49186728                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       187589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined      7218431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        14242                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        20241                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined      4445228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples     56111386                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.876591                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.765863                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0     39439573     70.29%     70.29% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1      5784421     10.31%     80.60% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2      3327421      5.93%     86.53% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3      1992543      3.55%     90.08% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4      1732554      3.09%     93.17% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5      1418363      2.53%     95.69% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6       993951      1.77%     97.46% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7       596381      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8       826179      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total     56111386                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.876582                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses      1678005                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads      3353575                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses      1397728                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes      1934552                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads      1315162                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores      1128524                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads     10750950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores      8306674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads      56778822                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes       672222                       # number of misc regfile writes
system.switch_cpus05.numCycles               56111960                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               1604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles       9798726                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps     43240354                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents      1042457                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles        3917718                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents     17505710                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents         9818                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups     79769293                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts     49905259                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands     50927045                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles         6905007                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents      2579994                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       122871                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles     21333485                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps        7686549                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups     60918424                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     14033574                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       203035                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts        10309979                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       199949                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups      1115382                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads          101514922                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes          99969799                       # The number of ROB writes
system.switch_cpus05.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads         931849                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes        466153                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    94.155354                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits       3656349                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups      3883315                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect           50                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       128790                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted      7654476                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits        49546                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups        60955                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        11409                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups       8858760                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS        397238                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads        13533555                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes       13227690                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       123844                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches          7030957                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events      3055840                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       177996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts      7221808                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts     35128804                       # Number of instructions committed
system.switch_cpus06.commit.committedOps     42385685                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples     55103625                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.769200                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.057054                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0     45072575     81.80%     81.80% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1      2977807      5.40%     87.20% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2      1373395      2.49%     89.69% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3       675297      1.23%     90.92% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4       626163      1.14%     92.05% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5       644114      1.17%     93.22% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6       285783      0.52%     93.74% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7       392651      0.71%     94.45% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8      3055840      5.55%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total     55103625                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls       308868                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts        38431217                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads             9237956                       # Number of loads committed
system.switch_cpus06.commit.membars            258369                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu     25123714     59.27%     59.27% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult      1052180      2.48%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv          682      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.76% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead      9237956     21.79%     83.55% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite      6971153     16.45%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total     42385685                       # Class of committed instruction
system.switch_cpus06.commit.refs             16209109                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts         1382709                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts          35128804                       # Number of Instructions Simulated
system.switch_cpus06.committedOps            42385685                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.597351                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.597351                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles     45014645                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred         4950                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved      3461363                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts     50816120                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles        3210764                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles         5919022                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       125040                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts        37010                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles      1843122                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches           8858760                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines         6102978                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles            49780611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes        28885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts             44766990                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles           46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles        259972                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.157874                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles      6201928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches      4103133                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.797800                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples     56112595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.963687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.314647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0       45409903     80.93%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        1486525      2.65%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2        1132914      2.02%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        1503724      2.68%     88.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4         846191      1.51%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5         415550      0.74%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6         911253      1.62%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7         370885      0.66%     92.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8        4035650      7.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total     56112595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       129854                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches        7647580                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.876608                       # Inst execution rate
system.switch_cpus06.iew.exec_refs           19764584                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores          7695531                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles       1445072                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts     10726364                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       198248                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        28061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts      8314082                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts     49564900                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts     12069053                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       121764                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts     49189139                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents        27382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents      7399768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       125040                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles      7462783                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        12211                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads       861305                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation         1611                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads      1819294                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads      1488408                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores      1342929                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents         1611                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect        86250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect        43604                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers        49385505                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count            47233835                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.545255                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers        26927702                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.841762                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent             47256255                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads       59387777                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes      34326685                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.626037                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.626037                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu     28307022     57.41%     57.41% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult      1176571      2.39%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv          682      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.79% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead     12102963     24.54%     84.34% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite      7723665     15.66%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total     49310903                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           1185292                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.024037                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        132803     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult         6793      0.57%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%     11.78% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead       631033     53.24%     65.02% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite       414663     34.98%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses     48833004                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads    152610859                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses     45849624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes     54836593                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded         49365241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued        49310903                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       199659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined      7179215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        14907                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        21663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined      4406577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples     56112595                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.878785                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.767844                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0     39399317     70.21%     70.21% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1      5805466     10.35%     80.56% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2      3326386      5.93%     86.49% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3      2004842      3.57%     90.06% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4      1728917      3.08%     93.14% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5      1419562      2.53%     95.67% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6       999249      1.78%     97.45% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7       601681      1.07%     98.53% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8       827175      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total     56112595                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.878778                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses      1663191                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads      3323741                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses      1384211                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes      1909039                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads      1299724                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores      1115708                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads     10726364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores      8314082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads      56736069                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes       715869                       # number of misc regfile writes
system.switch_cpus06.numCycles               56113023                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles                541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles       9609941                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps     43437668                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents       998194                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles        3959135                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents     16964502                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents         9645                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups     79944182                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts     50045636                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands     51098164                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles         6966203                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents      2467291                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       125040                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles     20663865                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps        7660490                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups     61034836                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     14788403                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       215731                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts        10188286                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       211466                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups      1102623                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads          101651378                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         100224365                       # The number of ROB writes
system.switch_cpus06.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads         922815                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes        461672                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    95.344633                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits       3639400                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups      3817100                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect           55                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       126411                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted      7642991                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits        48478                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups        57850                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses         9372                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups       8832102                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS        397779                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads        13471194                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes       13190784                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       121507                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches          7011724                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events      3051182                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       171172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts      7255292                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts     35027203                       # Number of instructions committed
system.switch_cpus07.commit.committedOps     42296468                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples     55100234                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.767628                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.056194                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0     45117511     81.88%     81.88% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1      2941051      5.34%     87.22% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2      1372706      2.49%     89.71% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3       670289      1.22%     90.93% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4       620885      1.13%     92.05% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5       645742      1.17%     93.23% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6       288644      0.52%     93.75% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7       392224      0.71%     94.46% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8      3051182      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total     55100234                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls       309091                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts        38364587                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads             9242120                       # Number of loads committed
system.switch_cpus07.commit.membars            242619                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu     25030026     59.18%     59.18% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult      1064760      2.52%     61.69% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv          616      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead      9242120     21.85%     83.55% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite      6958946     16.45%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total     42296468                       # Class of committed instruction
system.switch_cpus07.commit.refs             16201066                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts         1387896                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts          35027203                       # Number of Instructions Simulated
system.switch_cpus07.committedOps            42296468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.601965                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.601965                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles     45061049                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred         4911                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved      3446588                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts     50738129                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles        3187325                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles         5896084                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       122685                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts        36909                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles      1844760                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches           8832102                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines         6071138                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles            49816071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes        28399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.Insts             44626672                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.SquashCycles        255178                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.157400                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles      6168245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches      4085657                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.795309                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples     56111905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.961546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.312987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0       45441320     80.98%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        1474944      2.63%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2        1128629      2.01%     85.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        1509120      2.69%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4         836215      1.49%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5         411317      0.73%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6         910819      1.62%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7         368071      0.66%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8        4031470      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total     56111905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       127286                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches        7627469                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.875568                       # Inst execution rate
system.switch_cpus07.iew.exec_refs           19778691                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores          7691995                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles       1442502                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts     10741947                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       190301                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        23077                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts      8312262                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts     49506729                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts     12086696                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       120153                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts     49130185                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents        26946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents      7495056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       122685                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles      7558975                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        12455                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads       863015                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation         1569                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads      1824018                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads      1499821                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores      1353306                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents         1569                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect        85145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect        42141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers        49368104                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count            47171450                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.545248                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers        26917854                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.840661                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent             47193909                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads       59348195                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes      34297781                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.624233                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.624233                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu     28218872     57.30%     57.30% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult      1190792      2.42%     59.71% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv          616      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.72% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead     12121147     24.61%     84.33% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite      7718911     15.67%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total     49250338                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           1180183                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.023963                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        131059     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult         6642      0.56%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead       629132     53.31%     64.98% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite       413350     35.02%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses     48763795                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads    152476261                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses     45782090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes     54799847                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded         49315165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued        49250338                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       191564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined      7210205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        14670                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        20391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined      4424205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples     56111905                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.877716                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.766732                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0     39417043     70.25%     70.25% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1      5801140     10.34%     80.59% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2      3325605      5.93%     86.51% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3      1990526      3.55%     90.06% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4      1728210      3.08%     93.14% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5      1426295      2.54%     95.68% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      1003299      1.79%     97.47% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7       595995      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8       823792      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total     56111905                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.877709                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses      1666726                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads      3331173                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses      1389360                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes      1918566                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads      1312584                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores      1108705                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads     10741947                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores      8312262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads      56750684                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes       687682                       # number of misc regfile writes
system.switch_cpus07.numCycles               56112356                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               1207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles       9722938                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps     43337046                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents      1010925                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles        3935445                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents     17230859                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents        10917                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups     79840013                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts     49976426                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands     51005749                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles         6941906                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents      2710979                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       122685                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles     21170252                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps        7668646                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups     60983166                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     14218669                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       207289                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts        10221574                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       203328                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups      1106248                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads          101597439                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         100115638                       # The number of ROB writes
system.switch_cpus07.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads         926229                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes        463246                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    94.983947                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits       3613518                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups      3804346                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect           62                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       124756                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted      7589420                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits        47623                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups        57662                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses        10039                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups       8762416                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS        395726                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          135                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads        13390793                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes       13117793                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       120013                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches          6958139                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events      3040985                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       165961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts      7237184                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts     34798921                       # Number of instructions committed
system.switch_cpus08.commit.committedOps     42046094                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples     55104337                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.763027                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.052068                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0     45203783     82.03%     82.03% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1      2903675      5.27%     87.30% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2      1356294      2.46%     89.76% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3       672379      1.22%     90.98% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4       612238      1.11%     92.10% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5       644836      1.17%     93.27% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6       279347      0.51%     93.77% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7       390800      0.71%     94.48% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8      3040985      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total     55104337                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls       307406                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts        38144830                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads             9208137                       # Number of loads committed
system.switch_cpus08.commit.membars            233680                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu     24844129     59.09%     59.09% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult      1065755      2.53%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv          582      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead      9208137     21.90%     83.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite      6927491     16.48%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total     42046094                       # Class of committed instruction
system.switch_cpus08.commit.refs             16135628                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts         1391091                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts          34798921                       # Number of Instructions Simulated
system.switch_cpus08.committedOps            42046094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.612481                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.612481                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles     45168651                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred         4749                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved      3423294                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts     50447091                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles        3149490                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles         5803080                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       121106                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts        35767                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles      1869636                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches           8762416                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines         6026657                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles            49863660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes        28054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts             44331188                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles        251698                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.156158                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles      6122444                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches      4056867                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.790040                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples     56111965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.955758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.307520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0       45505909     81.10%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        1471313      2.62%     83.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2        1116816      1.99%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        1500399      2.67%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4         832424      1.48%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5         403264      0.72%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6         907303      1.62%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7         362833      0.65%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8        4011704      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total     56111965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       125768                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches        7573901                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.871112                       # Inst execution rate
system.switch_cpus08.iew.exec_refs           19719788                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores          7655264                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles       1501317                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts     10708015                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       184981                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        21775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts      8272764                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts     49240182                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts     12064524                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       117877                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts     48880395                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents        27695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents      7540742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       121106                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles      7603741                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        11835                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads       862337                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation         1527                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads      1839055                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads      1499846                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores      1345249                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents         1527                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect        83607                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect        42161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers        49182527                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count            46907890                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.544679                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers        26788694                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.835960                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent             46930345                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads       59059105                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes      34112465                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.620162                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.620162                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu     28024117     57.19%     57.19% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult      1192068      2.43%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv          582      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead     12099834     24.69%     84.32% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite      7681671     15.68%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total     48998272                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           1166943                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.023816                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        126681     10.86%     10.86% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult         6802      0.58%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead       630458     54.03%     65.47% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite       403002     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses     48493454                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads    151948781                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses     45515271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes     54508518                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded         49053942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued        48998272                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       186240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined      7193954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        14584                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        20279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined      4428415                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples     56111965                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.873223                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.762863                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0     39493736     70.38%     70.38% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1      5775840     10.29%     80.68% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2      3310906      5.90%     86.58% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3      1981818      3.53%     90.11% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4      1730601      3.08%     93.19% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5      1422781      2.54%     95.73% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6       979372      1.75%     97.47% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7       592663      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8       824248      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total     56111965                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.873213                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses      1671761                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads      3341255                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses      1392619                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes      1927041                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads      1319862                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores      1121655                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads     10708015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores      8272764                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads      56556637                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes       666814                       # number of misc regfile writes
system.switch_cpus08.numCycles               56112615                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles                948                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles       9868018                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps     43073487                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents      1038635                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles        3898707                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents     17423994                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents        11003                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups     79447199                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts     49696525                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands     50721433                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles         6874032                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents      2612044                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       121106                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles     21276651                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps        7647809                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups     60657732                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     14073449                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       201479                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts        10253336                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       197396                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups      1110705                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads          101343354                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes          99574699                       # The number of ROB writes
system.switch_cpus08.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads         928397                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes        464423                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    94.317729                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits       3615457                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups      3833274                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect           52                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       126124                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted      7623399                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits        49288                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups        59274                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses         9986                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups       8814985                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS        396958                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads        13405287                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes       13139058                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       121186                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches          7000451                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events      3041280                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       171776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts      7139945                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts     34932965                       # Number of instructions committed
system.switch_cpus09.commit.committedOps     42190312                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples     55110105                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.765564                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.053647                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0     45157996     81.94%     81.94% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1      2923665      5.31%     87.25% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2      1365727      2.48%     89.72% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3       677743      1.23%     90.95% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4       617455      1.12%     92.07% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5       647073      1.17%     93.25% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6       287623      0.52%     93.77% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7       391543      0.71%     94.48% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8      3041280      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total     55110105                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls       309471                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts        38276706                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads             9207574                       # Number of loads committed
system.switch_cpus09.commit.membars            238916                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu     24979460     59.21%     59.21% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult      1059339      2.51%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv          576      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead      9207574     21.82%     83.54% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite      6943363     16.46%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total     42190312                       # Class of committed instruction
system.switch_cpus09.commit.refs             16150937                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts         1379199                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts          34932965                       # Number of Instructions Simulated
system.switch_cpus09.committedOps            42190312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.606295                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.606295                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles     45135812                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred         4942                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved      3421758                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts     50515132                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles        3164478                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles         5839438                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       122267                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts        37331                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles      1850072                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches           8814985                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines         6038644                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles            49849432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes        28448                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts             44448756                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles        254410                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.157094                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles      6135419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches      4061703                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.792134                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples     56112070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.957909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.310050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0       45493497     81.08%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        1466598      2.61%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2        1115285      1.99%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        1496320      2.67%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4         836102      1.49%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5         413320      0.74%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6         905907      1.61%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7         362668      0.65%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8        4022373      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total     56112070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       127045                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches        7609881                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.872070                       # Inst execution rate
system.switch_cpus09.iew.exec_refs           19680214                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores          7665396                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles       1428116                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts     10679305                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       190950                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        19891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts      8277482                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts     49288994                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts     12014818                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       116928                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts     48934135                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents        27060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents      7393455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       122267                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles      7456131                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        12045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads       861291                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation         1526                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads      1808531                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads      1471698                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores      1334095                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents         1526                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect        85114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect        41931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers        49171537                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count            46993658                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.544948                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers        26795954                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.837488                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent             47015838                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads       59112635                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes      34164481                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.622551                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.622551                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu     28126563     57.34%     57.34% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult      1182888      2.41%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv          576      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.75% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead     12048960     24.56%     84.32% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite      7692076     15.68%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total     49051063                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           1169398                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.023840                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        129766     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult         6968      0.60%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead       625636     53.50%     65.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite       407028     34.81%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses     48563367                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads    152085962                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses     45612925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes     54485422                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded         49096814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued        49051063                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       192180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined      7098543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        14250                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        20404                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined      4347927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples     56112070                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.874162                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.764608                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0     39498338     70.39%     70.39% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1      5765827     10.28%     80.67% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2      3307998      5.90%     86.56% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3      1980304      3.53%     90.09% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4      1720949      3.07%     93.16% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5      1424889      2.54%     95.70% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6       997112      1.78%     97.48% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7       595809      1.06%     98.54% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8       820844      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total     56112070                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.874154                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses      1657094                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads      3311882                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses      1380733                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes      1903549                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads      1303422                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores      1106330                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads     10679305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores      8277482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads      56486656                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes       689938                       # number of misc regfile writes
system.switch_cpus09.numCycles               56112642                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles                922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles       9593259                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps     43224151                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents      1017259                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles        3911104                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents     17238371                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents         8825                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups     79442509                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts     49748617                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands     50762618                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles         6894853                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents      2597342                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       122267                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles     21071162                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps        7538326                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups     60708027                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     14519422                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       207915                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts        10211413                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       204760                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups      1099324                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads          101396313                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes          99662968                       # The number of ROB writes
system.switch_cpus09.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads         920497                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes        460494                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    94.919843                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits       3598005                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups      3790572                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       125091                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted      7548110                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits        47465                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups        57785                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        10320                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups       8714790                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS        391589                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads        13327455                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes       13040448                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       120438                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches          6909241                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events      3014423                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       164266                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts      7131652                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts     34596216                       # Number of instructions committed
system.switch_cpus10.commit.committedOps     41799843                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples     55112347                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.758448                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.045281                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0     45247687     82.10%     82.10% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1      2901709      5.27%     87.37% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2      1352877      2.45%     89.82% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3       671277      1.22%     91.04% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4       613941      1.11%     92.15% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5       644369      1.17%     93.32% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6       276892      0.50%     93.82% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7       389172      0.71%     94.53% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8      3014423      5.47%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total     55112347                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls       304919                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts        37916461                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads             9160828                       # Number of loads committed
system.switch_cpus10.commit.membars            235374                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu     24689377     59.07%     59.07% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult      1057446      2.53%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv          614      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.60% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead      9160828     21.92%     83.51% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite      6891578     16.49%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total     41799843                       # Class of committed instruction
system.switch_cpus10.commit.refs             16052406                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts         1388043                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts          34596216                       # Number of Instructions Simulated
system.switch_cpus10.committedOps            41799843                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.621927                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.621927                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles     45231961                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred         4659                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved      3404506                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts     50101140                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles        3133452                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles         5757965                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       121595                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts        34919                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles      1866979                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches           8714790                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines         5996830                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles            49893629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes        28639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts             44075514                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles        252496                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.155309                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles      6092007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches      4037059                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.785484                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples     56111955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.949927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.301176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0       45559186     81.19%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        1470049      2.62%     83.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2        1115352      1.99%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        1491957      2.66%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4         828071      1.48%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5         402077      0.72%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6         899473      1.60%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7         360179      0.64%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8        3985611      7.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total     56111955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       126052                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches        7520851                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.865783                       # Inst execution rate
system.switch_cpus10.iew.exec_refs           19616178                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores          7610822                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles       1444406                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts     10632742                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       183345                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        23463                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts      8218643                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts     48889237                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts     12005356                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       118156                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts     48581279                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents        28808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents      7428923                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       121595                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles      7492931                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        11384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads       856714                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation         1536                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads      1843119                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads      1471884                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores      1327052                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents         1536                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect        84268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect        41784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers        48882369                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count            46608022                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.544500                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers        26616452                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.830617                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent             46630142                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads       58690464                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes      33887451                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.616550                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.616550                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu     27840420     57.17%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult      1181124      2.43%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv          614      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.59% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead     12040959     24.73%     84.32% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite      7636318     15.68%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total     48699435                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           1154534                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.023707                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        123572     10.70%     10.70% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult         6515      0.56%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead       625459     54.17%     65.44% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite       398988     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses     48185522                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads    151344924                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses     45218461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes     54065464                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded         48704611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued        48699435                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       184626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined      7089271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        14030                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        20360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined      4326581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples     56111955                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.867898                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.757742                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0     39577825     70.53%     70.53% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1      5747886     10.24%     80.78% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2      3304446      5.89%     86.67% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3      1974845      3.52%     90.19% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4      1714453      3.06%     93.24% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5      1415995      2.52%     95.76% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6       970851      1.73%     97.49% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7       590003      1.05%     98.55% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8       815651      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total     56111955                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.867888                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses      1668447                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads      3334465                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses      1389561                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes      1914489                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads      1316233                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores      1111969                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads     10632742                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores      8218643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads      56260483                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes       660088                       # number of misc regfile writes
system.switch_cpus10.numCycles               56112554                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               1010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles       9667981                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps     42819440                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents      1042954                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles        3882466                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents     17401464                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents        10170                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups     78899520                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts     49341994                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands     50355643                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles         6826767                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents      2765942                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       121595                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles     21404766                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps        7536066                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups     60215409                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     14208377                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       199538                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts        10236431                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       196611                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups      1105771                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads          101025532                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes          98863082                       # The number of ROB writes
system.switch_cpus10.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads         926389                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes        463428                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    95.266905                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits       3605276                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups      3784395                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect           51                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       125666                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted      7587138                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits        47505                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups        56473                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses         8968                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups       8760957                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS        394941                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads        13338615                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes       13073889                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       120859                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches          6941349                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events      3028502                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       166001                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts      7219807                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts     34706845                       # Number of instructions committed
system.switch_cpus11.commit.committedOps     41931188                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples     55102259                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.760970                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.049121                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0     45223437     82.07%     82.07% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1      2895754      5.26%     87.33% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2      1357332      2.46%     89.79% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3       668972      1.21%     91.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4       615497      1.12%     92.12% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5       642656      1.17%     93.29% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6       280193      0.51%     93.80% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7       389916      0.71%     94.50% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8      3028502      5.50%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total     55102259                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls       306586                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts        38044710                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads             9181829                       # Number of loads committed
system.switch_cpus11.commit.membars            233849                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu     24779569     59.10%     59.10% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult      1062932      2.53%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv          574      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead      9181829     21.90%     83.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite      6906284     16.47%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total     41931188                       # Class of committed instruction
system.switch_cpus11.commit.refs             16088113                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts         1384479                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts          34706845                       # Number of Instructions Simulated
system.switch_cpus11.committedOps            41931188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.616759                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.616759                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles     45190685                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred         4812                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved      3411369                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts     50325560                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles        3143005                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles         5794565                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       121949                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts        36252                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles      1861736                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches           8760957                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines         6015410                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles            49873080                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes        28050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts             44287530                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles        253512                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.156132                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles      6112079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches      4047722                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.789262                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples     56111943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.954552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.306469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0       45522499     81.13%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        1466901      2.61%     83.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2        1114998      1.99%     85.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        1497892      2.67%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4         829430      1.48%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5         405880      0.72%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6         904165      1.61%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7         362359      0.65%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8        4007819      7.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total     56111943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       126525                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches        7554812                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.868722                       # Inst execution rate
system.switch_cpus11.iew.exec_refs           19663022                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores          7634616                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles       1451832                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts     10679042                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       184811                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        21161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts      8250602                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts     49107849                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts     12028406                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       116479                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts     48746224                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents        28764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents      7501575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       121949                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles      7565410                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        11942                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads       859116                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation         1545                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads      1829233                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads      1497180                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores      1344294                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents         1545                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect        84954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect        41571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers        49021121                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count            46783349                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.544952                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers        26714153                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.833741                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent             46805472                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads       58904510                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes      34025338                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.618521                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.618521                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu     27949722     57.20%     57.20% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult      1188959      2.43%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv          574      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.63% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead     12063049     24.69%     84.32% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite      7660399     15.68%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total     48862703                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           1161206                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.023765                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        127357     10.97%     10.97% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult         6721      0.58%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead       625391     53.86%     65.40% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite       401737     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses     48360288                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads    151687699                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses     45397179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes     54365914                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded         48921837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued        48862703                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       186012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined      7176525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        14057                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        20011                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined      4412761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples     56111943                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.870808                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.760389                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0     39529902     70.45%     70.45% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1      5764749     10.27%     80.72% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2      3311591      5.90%     86.62% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3      1976292      3.52%     90.15% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4      1720182      3.07%     93.21% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5      1414105      2.52%     95.73% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6       986530      1.76%     97.49% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7       593273      1.06%     98.55% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8       815319      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total     56111943                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.870797                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses      1663621                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads      3324913                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses      1386170                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes      1919905                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads      1312196                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores      1111555                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads     10679042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores      8250602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads      56385940                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes       666973                       # number of misc regfile writes
system.switch_cpus11.numCycles               56112597                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles                966                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles       9754753                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps     42954050                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents      1035007                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles        3891565                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents     17522997                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents         9894                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups     79217235                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts     49565351                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands     50584569                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles         6858104                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents      2638301                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       121949                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles     21397529                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps        7630383                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups     60506144                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     14088038                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       201416                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts        10255345                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       198428                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups      1105611                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads          101221866                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes          99312196                       # The number of ROB writes
system.switch_cpus11.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads         924161                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes        462125                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    95.272314                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits       3624478                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups      3804335                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect           58                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       124899                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted      7612346                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits        47394                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups        57303                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses         9909                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups       8787961                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS        396859                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted          128                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads        13430883                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes       13148460                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       120124                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches          6976256                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events      3047107                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       167049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts      7275177                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts     34866252                       # Number of instructions committed
system.switch_cpus12.commit.committedOps     42117278                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples     55100288                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.764375                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.053630                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0     45179752     82.00%     82.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1      2914694      5.29%     87.29% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2      1359626      2.47%     89.75% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3       667828      1.21%     90.96% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4       612525      1.11%     92.08% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5       647214      1.17%     93.25% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6       283972      0.52%     93.77% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7       387570      0.70%     94.47% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8      3047107      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total     55100288                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls       307808                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts        38202204                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads             9217500                       # Number of loads committed
system.switch_cpus12.commit.membars            235330                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu     24900112     59.12%     59.12% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult      1067548      2.53%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv          580      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead      9217500     21.89%     83.54% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite      6931538     16.46%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total     42117278                       # Class of committed instruction
system.switch_cpus12.commit.refs             16149038                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts         1388844                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts          34866252                       # Number of Instructions Simulated
system.switch_cpus12.committedOps            42117278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.609368                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.609368                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles     45130404                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred         4781                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved      3434605                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts     50557712                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles        3159457                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles         5833165                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       121309                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts        36004                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles      1867601                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches           8787961                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines         6044758                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles            49845079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes        28054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts             44438766                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles        252168                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.156613                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles      6140708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches      4068731                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.791957                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples     56111940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.957819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.309286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0       45477957     81.05%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        1474546      2.63%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2        1125944      2.01%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        1505263      2.68%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4         831579      1.48%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5         404463      0.72%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6         909389      1.62%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7         364515      0.65%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8        4018284      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total     56111940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       125751                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches        7591741                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.872528                       # Inst execution rate
system.switch_cpus12.iew.exec_refs           19738391                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores          7663459                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles       1486430                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts     10729132                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       185556                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        22210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts      8280454                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts     49348263                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts     12074932                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       118213                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts     48959850                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents        28444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents      7538447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       121309                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles      7603047                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        12203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads       862076                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation         1548                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads      1833707                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads      1511600                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores      1348892                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents         1548                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect        84051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect        41700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers        49254089                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count            46992943                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.544906                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers        26838844                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.837475                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent             47015670                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads       59150061                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes      34173379                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.621362                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.621362                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu     28082852     57.22%     57.22% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult      1195477      2.44%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv          580      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead     12109824     24.67%     84.33% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite      7689330     15.67%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total     49078063                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           1165907                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.023756                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        128457     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult         6900      0.59%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%     11.61% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead       624171     53.54%     65.14% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite       406379     34.86%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses     48576733                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads    152116083                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses     45602606                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes     54655263                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded         49161450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued        49078063                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       186813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined      7230848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        14405                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        19764                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined      4465546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples     56111940                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.874646                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.763110                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0     39447692     70.30%     70.30% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1      5801956     10.34%     80.64% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2      3324910      5.93%     86.57% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3      1986260      3.54%     90.11% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4      1723041      3.07%     93.18% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5      1429647      2.55%     95.73% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6       985539      1.76%     97.48% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7       589286      1.05%     98.53% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8       823609      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total     56111940                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.874635                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses      1667237                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads      3332295                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses      1390337                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes      1925296                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads      1321069                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores      1120578                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads     10729132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores      8280454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads      56610851                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes       671049                       # number of misc regfile writes
system.switch_cpus12.numCycles               56112628                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles                936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles       9844763                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps     43154914                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents      1039174                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles        3911711                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents     17492900                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents        11346                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups     79611773                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts     49804908                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands     50838824                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles         6897492                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents      2657936                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       121309                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles     21394515                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps        7683771                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups     60779181                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     13942145                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       202104                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts        10298889                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       198155                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups      1108922                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads          101441957                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes          99797071                       # The number of ROB writes
system.switch_cpus12.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads         926890                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes        463553                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    95.421805                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits       3615557                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups      3789026                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect           52                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       124330                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted      7578880                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits        46887                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups        55993                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses         9106                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups       8745204                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS        394880                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads        13387335                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes       13110327                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       119671                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches          6948103                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events      3040275                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       164796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts      7232498                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts     34792076                       # Number of instructions committed
system.switch_cpus13.commit.committedOps     42040158                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples     55106456                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.762890                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.051552                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0     45197437     82.02%     82.02% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1      2911643      5.28%     87.30% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2      1360873      2.47%     89.77% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3       669377      1.21%     90.99% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4       616389      1.12%     92.10% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5       643175      1.17%     93.27% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6       276002      0.50%     93.77% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7       391285      0.71%     94.48% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8      3040275      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total     55106456                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls       306723                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts        38139068                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads             9218471                       # Number of loads committed
system.switch_cpus13.commit.membars            235117                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu     24823078     59.05%     59.05% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult      1066943      2.54%     61.58% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv          606      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead      9218471     21.93%     83.51% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite      6931060     16.49%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total     42040158                       # Class of committed instruction
system.switch_cpus13.commit.refs             16149531                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts         1396879                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts          34792076                       # Number of Instructions Simulated
system.switch_cpus13.committedOps            42040158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.612799                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.612799                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles     45175081                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred         4666                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved      3425584                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts     50433939                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles        3145344                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles         5790222                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       120831                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts        35025                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles      1880788                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches           8745204                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines         6027770                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles            49863566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes        27984                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts             44301830                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles        250980                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.155851                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles      6123197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches      4057324                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.789516                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples     56112268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.955139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.306514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0       45504842     81.10%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        1475278      2.63%     83.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2        1120063      2.00%     85.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        1501850      2.68%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4         831272      1.48%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5         401460      0.72%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6         907202      1.62%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7         363954      0.65%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8        4006347      7.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total     56112268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       125353                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches        7562110                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.871159                       # Inst execution rate
system.switch_cpus13.iew.exec_refs           19747573                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores          7658915                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles       1489363                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts     10718080                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       183643                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        24063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts      8277793                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts     49229430                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts     12088658                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       118401                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts     48882999                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents        28473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents      7642518                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       120831                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles      7706376                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        11727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads       862318                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation         1584                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads      1851991                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads      1499577                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores      1346707                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents         1584                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect        83224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect        42129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers        49186848                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count            46896641                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.544692                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers        26791672                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.835759                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent             46919006                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads       59068664                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes      34105620                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.620040                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.620040                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu     27998770     57.14%     57.14% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult      1192956      2.43%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv          606      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead     12123964     24.74%     84.32% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite      7685111     15.68%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total     49001407                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           1163823                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.023751                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        125287     10.77%     10.77% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult         6649      0.57%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead       629542     54.09%     65.43% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite       402345     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses     48488563                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads    151942408                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses     45498243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes     54484594                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded         49044518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued        49001407                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       184912                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined      7189135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        14409                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        20116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined      4429289                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples     56112268                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.873274                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.761902                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0     39468230     70.34%     70.34% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1      5797945     10.33%     80.67% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2      3321138      5.92%     86.59% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3      1983024      3.53%     90.12% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4      1728154      3.08%     93.20% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5      1420369      2.53%     95.73% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6       978826      1.74%     97.48% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7       591959      1.05%     98.53% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8       822623      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total     56112268                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.873269                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses      1676667                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads      3350899                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses      1398398                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes      1935451                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads      1326071                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores      1126879                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads     10718080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores      8277793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads      56610050                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes       662195                       # number of misc regfile writes
system.switch_cpus13.numCycles               56112614                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles                950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles       9970397                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps     43064708                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents      1045667                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles        3897696                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents     17440539                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents        10378                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups     79462393                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts     49689080                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands     50710794                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles         6869078                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents      2706766                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       120831                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles     21390534                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps        7645948                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups     60654475                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     13863729                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       199869                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts        10299746                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       195662                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups      1115725                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads          101335119                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes          99551710                       # The number of ROB writes
system.switch_cpus13.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads         932264                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes        466390                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    95.215656                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits       3629995                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups      3812393                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect           48                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       124179                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted      7604016                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits        45441                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups        54543                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses         9102                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups       8763041                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS        396557                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads        13431036                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes       13152951                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       119677                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches          6944516                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events      3051589                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       160856                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts      7389906                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts     34823531                       # Number of instructions committed
system.switch_cpus14.commit.committedOps     42086506                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples     55089057                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.763972                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.054087                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0     45190526     82.03%     82.03% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1      2900750      5.27%     87.30% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2      1354817      2.46%     89.76% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3       666433      1.21%     90.97% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4       615772      1.12%     92.08% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5       644306      1.17%     93.25% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6       274555      0.50%     93.75% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7       390309      0.71%     94.46% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8      3051589      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total     55089057                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls       306160                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts        38181944                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads             9254446                       # Number of loads committed
system.switch_cpus14.commit.membars            231761                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu     24814189     58.96%     58.96% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult      1078610      2.56%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv          592      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead      9254446     21.99%     83.51% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite      6938669     16.49%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total     42086506                       # Class of committed instruction
system.switch_cpus14.commit.refs             16193115                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts         1408098                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts          34823531                       # Number of Instructions Simulated
system.switch_cpus14.committedOps            42086506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.611348                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.611348                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles     45140426                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred         4509                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved      3439709                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts     50627966                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles        3148874                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles         5816807                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       120822                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts        33750                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles      1884986                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches           8763041                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines         6044874                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles            49845846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes        27063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts             44489496                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles        250648                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.156168                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles      6140726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches      4071993                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.792858                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples     56111920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.959260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.310949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0       45458463     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        1483367      2.64%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2        1125780      2.01%     85.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        1513316      2.70%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4         831304      1.48%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5         393931      0.70%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6         911333      1.62%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7         367248      0.65%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8        4027178      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total     56111920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       125110                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches        7568889                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.874134                       # Inst execution rate
system.switch_cpus14.iew.exec_refs           19855739                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores          7679127                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles       1520026                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts     10800519                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       179281                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        23637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts      8303392                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts     49430649                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts     12176612                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       115826                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts     49050128                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents        30357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents      7618621                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       120822                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles      7684473                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        11703                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads       865801                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation         1571                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads      1874781                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads      1546054                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores      1364710                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents         1571                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect        83795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect        41315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers        49426841                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count            47040479                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.544715                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers        26923558                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.838319                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent             47062611                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads       59292406                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes      34225760                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.620598                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.620598                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu     28039332     57.03%     57.03% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult      1210362      2.46%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv          592      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.49% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead     12211300     24.84%     84.33% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite      7704368     15.67%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total     49165954                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           1166054                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.023717                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        125218     10.74%     10.74% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult         6883      0.59%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead       633013     54.29%     65.62% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite       400940     34.38%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses     48639140                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads    152240566                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses     45630713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes     54811565                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded         49250088                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued        49165954                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       180561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined      7344060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        14050                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        19705                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined      4548088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples     56111920                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.876212                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.763957                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0     39413050     70.24%     70.24% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1      5810785     10.36%     80.60% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2      3334160      5.94%     86.54% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3      1993338      3.55%     90.09% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4      1740114      3.10%     93.19% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5      1423782      2.54%     95.73% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6       976638      1.74%     97.47% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7       592783      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8       827270      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total     56111920                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.876198                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses      1692868                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads      3383366                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses      1409766                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes      1964616                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads      1341801                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores      1128206                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads     10800519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores      8303392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads      56898946                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes       646775                       # number of misc regfile writes
system.switch_cpus14.numCycles               56112835                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles                728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles       9972366                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps     43114962                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents      1054121                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles        3903548                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents     17839443                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents        10019                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups     79840219                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts     49882573                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands     50927269                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles         6894761                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents      2734197                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       120822                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles     21821164                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps        7812220                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups     60912125                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     13399254                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       195175                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts        10348812                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       190978                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups      1128569                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads          101510279                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes          99976253                       # The number of ROB writes
system.switch_cpus14.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads         939870                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes        470016                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    94.872385                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits       3625052                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups      3820977                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect           57                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       127496                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted      7609959                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits        47999                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups        59126                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        11127                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups       8797551                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS        395214                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads        13404888                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes       13113564                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       122606                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches          6964559                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events      3025526                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       172132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts      7231942                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts     34797535                       # Number of instructions committed
system.switch_cpus15.commit.committedOps     42004037                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples     55100473                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.762317                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.048763                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0     45163804     81.97%     81.97% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1      2939654      5.34%     87.30% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2      1365999      2.48%     89.78% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3       669704      1.22%     91.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4       616083      1.12%     92.11% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5       647376      1.17%     93.29% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6       288436      0.52%     93.81% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7       383891      0.70%     94.51% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8      3025526      5.49%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total     55100473                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls       306317                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts        38091750                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads             9172485                       # Number of loads committed
system.switch_cpus15.commit.membars            246883                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu     24868965     59.21%     59.21% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult      1053643      2.51%     61.71% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv          638      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead      9172485     21.84%     83.55% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite      6908306     16.45%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total     42004037                       # Class of committed instruction
system.switch_cpus15.commit.refs             16080791                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts         1375989                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts          34797535                       # Number of Instructions Simulated
system.switch_cpus15.committedOps            42004037                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.612556                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.612556                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles     45117408                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred         4896                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved      3428504                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts     50427659                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles        3175066                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles         5856334                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       123756                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts        36697                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles      1839733                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches           8797551                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines         6051679                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles            49834241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes        28590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts             44441507                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles        257292                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.156783                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles      6149386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches      4068265                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.792000                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples     56112298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.957044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.308341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0       45485910     81.06%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        1475471      2.63%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2        1124323      2.00%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        1497462      2.67%     88.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4         833801      1.49%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5         411521      0.73%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6         905539      1.61%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7         366757      0.65%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8        4011514      7.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total     56112298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       128357                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches        7579484                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.869900                       # Inst execution rate
system.switch_cpus15.iew.exec_refs           19645602                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores          7637554                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles       1427078                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts     10670158                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       191311                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        24648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts      8252812                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts     49191251                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts     12008048                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       117608                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts     48812677                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents        27536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents      7429894                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       123756                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles      7492279                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        12181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads       855863                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation         1567                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads      1817888                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads      1497653                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores      1344487                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents         1567                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect        86219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect        42138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers        49019428                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count            46861175                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.545282                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers        26729426                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.835122                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent             46883867                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads       58952030                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes      34068303                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.620133                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.620133                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu     28044343     57.31%     57.31% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult      1179401      2.41%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv          638      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.73% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead     12042799     24.61%     84.34% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite      7663104     15.66%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total     48930285                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           1167574                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.023862                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        127902     10.95%     10.95% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult         6605      0.57%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead       624301     53.47%     64.99% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite       408766     35.01%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses     48442762                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads    151846916                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses     45483644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes     54474818                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded         48998610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued        48930285                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       192641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined      7187098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        14107                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        20508                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined      4413997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples     56112298                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.872006                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.761487                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0     39504721     70.40%     70.40% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1      5780704     10.30%     80.70% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2      3309780      5.90%     86.60% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3      1983695      3.54%     90.14% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4      1718623      3.06%     93.20% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5      1414528      2.52%     95.72% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6       988686      1.76%     97.48% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7       592800      1.06%     98.54% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8       818761      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total     56112298                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.871996                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses      1655097                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads      3307633                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses      1377531                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes      1904983                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads      1312451                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores      1125483                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads     10670158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores      8252812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads      56365433                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes       691987                       # number of misc regfile writes
system.switch_cpus15.numCycles               56112991                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles                573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles       9640441                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps     43042087                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents      1017832                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles        3920037                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents     17250453                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents        10147                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups     79326936                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts     49650647                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands     50683817                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles         6902543                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents      2650368                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       123756                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles     21126305                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps        7641602                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups     60574040                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     14399215                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       208216                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts        10169601                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       204966                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups      1097837                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads          101307468                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes          99484265                       # The number of ROB writes
system.switch_cpus15.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads         918371                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes        459273                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    94.641911                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits       3633249                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups      3838943                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       128874                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted      7634378                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits        49963                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups        62353                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        12390                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups       8836790                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS        395975                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads        13463643                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes       13168320                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       123878                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches          7007158                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events      3037096                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       174655                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts      7149594                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts     34955313                       # Number of instructions committed
system.switch_cpus16.commit.committedOps     42195446                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples     55106374                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.765709                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.052599                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0     45125555     81.89%     81.89% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1      2951736      5.36%     87.24% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2      1369005      2.48%     89.73% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3       677434      1.23%     90.96% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4       616077      1.12%     92.08% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5       651504      1.18%     93.26% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6       290967      0.53%     93.79% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7       387000      0.70%     94.49% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8      3037096      5.51%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total     55106374                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls       308886                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts        38262745                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads             9193974                       # Number of loads committed
system.switch_cpus16.commit.membars            246353                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu     25011263     59.27%     59.27% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult      1051971      2.49%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv          616      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.77% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead      9193974     21.79%     83.56% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite      6937622     16.44%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total     42195446                       # Class of committed instruction
system.switch_cpus16.commit.refs             16131596                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts         1374726                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts          34955313                       # Number of Instructions Simulated
system.switch_cpus16.committedOps            42195446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.605241                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.605241                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles     45082860                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred         5002                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved      3435279                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts     50558163                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles        3189334                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles         5869249                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       125070                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts        37666                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles      1844635                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches           8836790                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines         6068418                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles            49814191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes        29453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts             44536011                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles        260132                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.157486                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles      6166881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches      4079187                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.793703                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples     56111150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.959150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.310396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0       45463233     81.02%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        1478531      2.64%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2        1123476      2.00%     85.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        1497254      2.67%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4         838947      1.50%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5         418386      0.75%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6         905267      1.61%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7         365980      0.65%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8        4020076      7.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total     56111150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       129754                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches        7618075                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.872299                       # Inst execution rate
system.switch_cpus16.iew.exec_refs           19656773                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores          7658331                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles       1416820                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts     10660927                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       194624                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        24324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts      8272057                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts     49302967                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts     11998442                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       123112                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts     48946185                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents        26898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents      7371276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       125070                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles      7433701                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        12053                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads       858895                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation         1546                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads      1808614                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads      1466939                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores      1334417                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents         1546                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect        86301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect        43453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers        49143060                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count            47005014                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.544991                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers        26782515                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.837704                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent             47028365                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads       59091036                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes      34163723                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.622959                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.622959                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu     28174865     57.42%     57.42% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult      1173735      2.39%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv          616      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.81% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead     12034872     24.53%     84.34% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite      7685209     15.66%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total     49069297                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           1170399                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.023852                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        129047     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult         6526      0.56%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%     11.58% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead       625153     53.41%     65.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite       409673     35.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses     48586699                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads    152131215                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses     45628831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes     54518339                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded         49107005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued        49069297                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       195962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined      7107456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        14774                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        21307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined      4340923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples     56111150                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.874502                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.764634                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0     39478556     70.36%     70.36% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1      5782780     10.31%     80.66% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2      3309871      5.90%     86.56% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3      1983697      3.54%     90.10% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4      1719087      3.06%     93.16% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5      1427774      2.54%     95.71% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6       990454      1.77%     97.47% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7       593706      1.06%     98.53% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8       825225      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total     56111150                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.874493                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses      1652997                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads      3303702                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses      1376183                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes      1893528                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads      1303505                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores      1110247                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads     10660927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores      8272057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads      56437213                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes       702139                       # number of misc regfile writes
system.switch_cpus16.numCycles               56111699                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               1864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles       9551125                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps     43243320                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents      1020709                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles        3936852                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents     17079329                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents         9599                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups     79475595                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts     49772213                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands     50804876                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles         6917767                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents      2623661                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       125070                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles     20936609                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps        7561494                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups     60698003                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     14643725                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       212040                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts        10173496                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       208491                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups      1093832                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads          101410483                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes          99695275                       # The number of ROB writes
system.switch_cpus16.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads         917443                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes        458865                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    94.999424                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits       3597860                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups      3787244                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect       123343                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted      7564004                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits        45243                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups        56357                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses        11114                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups       8718723                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS        395328                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          127                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads        13301304                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes       13049025                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts       118821                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches          6905548                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events      3033365                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls       157436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts      7305812                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts     34603155                       # Number of instructions committed
system.switch_cpus17.commit.committedOps     41843311                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples     55095459                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     0.759469                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.049149                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0     45270476     82.17%     82.17% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1      2861128      5.19%     87.36% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2      1348968      2.45%     89.81% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3       665003      1.21%     91.02% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4       610544      1.11%     92.12% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5       644040      1.17%     93.29% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6       273603      0.50%     93.79% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7       388332      0.70%     94.49% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8      3033365      5.51%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total     55095459                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls       305611                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts        37976550                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads             9205791                       # Number of loads committed
system.switch_cpus17.commit.membars            221221                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu     24656145     58.92%     58.92% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult      1076836      2.57%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv          580      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead      9205791     22.00%     83.50% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite      6903959     16.50%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total     41843311                       # Class of committed instruction
system.switch_cpus17.commit.refs             16109750                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts         1401756                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts          34603155                       # Number of Instructions Simulated
system.switch_cpus17.committedOps            41843311                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     1.621578                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               1.621578                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles     45236234                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred         4529                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved      3406251                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts     50296012                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles        3116796                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles         5751246                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles       119949                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts        34069                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles      1886934                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches           8718723                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines         5996831                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles            49894680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes        27046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.Insts             44196873                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.SquashCycles        248942                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.155381                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles      6092009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches      4038431                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              0.787659                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples     56111160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     0.953439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.305561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0       45530895     81.14%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1        1469751      2.62%     83.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2        1114526      1.99%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3        1502779      2.68%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4         823904      1.47%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5         395174      0.70%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6         905231      1.61%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7         362664      0.65%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8        4006236      7.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total     56111160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts       124301                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches        7521832                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           0.868508                       # Inst execution rate
system.switch_cpus17.iew.exec_refs           19737714                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores          7638227                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles       1507961                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts     10732817                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts       175285                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts        20964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts      8257641                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts     49104277                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts     12099487                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts       114696                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts     48733476                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents        30973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents      7627487                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles       119949                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles      7694135                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked        11651                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads       862761                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation         1538                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads      1861799                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads      1527025                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores      1353682                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents         1538                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect        83481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect        40820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers        49105307                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count            46738571                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.544611                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers        26743303                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             0.832956                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent             46760644                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads       58925390                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes      34010070                       # number of integer regfile writes
system.switch_cpus17.ipc                     0.616683                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               0.616683                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu     27842768     57.00%     57.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult      1207022      2.47%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv          581      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead     12134788     24.84%     84.31% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite      7663013     15.69%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total     48848172                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt           1152613                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.023596                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu        122833     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult         6910      0.60%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead       627687     54.46%     65.71% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite       395183     34.29%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses     48319106                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads    151613017                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses     45335209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes     54411644                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded         48927793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued        48848172                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded       176484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined      7260963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        13895                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved        19048                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined      4502954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples     56111160                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     0.870561                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.759078                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0     39514066     70.42%     70.42% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1      5775101     10.29%     80.71% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2      3321128      5.92%     86.63% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3      1976275      3.52%     90.15% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4      1723033      3.07%     93.22% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5      1421593      2.53%     95.76% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6       974158      1.74%     97.49% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7       589503      1.05%     98.55% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8       816303      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total     56111160                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 0.870552                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses      1681679                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads      3360995                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses      1403362                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes      1955030                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads      1338987                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores      1134907                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads     10732817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores      8257641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads      56546118                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes       632046                       # number of misc regfile writes
system.switch_cpus17.numCycles               56111719                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.quiesceCycles               1845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus17.rename.BlockCycles       9980868                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps     42849862                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents      1072574                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles        3871571                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents     17961152                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        11011                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups     79275186                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts     49547771                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands     50558491                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles         6830724                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents      2802142                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles       119949                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles     22013161                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps        7708627                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups     60519791                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles     13294886                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts       191028                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts        10365399                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts       187853                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups      1123196                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads          101207967                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes          99314439                       # The number of ROB writes
system.switch_cpus17.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads         935566                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes        467908                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    35.866914                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits      21240677                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups     59220810                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect       134844                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted     51563722                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits      2139731                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups      2307845                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses       168114                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups      63012097                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS       3177138                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads        95459094                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes       86174997                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts       126567                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches         61542626                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events     23566651                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls      4701944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts      6378569                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts    329908088                       # Number of instructions committed
system.switch_cpus18.commit.committedOps    384855382                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples    239457869                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.607195                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.597210                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0    130480575     54.49%     54.49% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1     43967409     18.36%     72.85% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2     15476700      6.46%     79.31% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3      7446038      3.11%     82.42% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4      5619307      2.35%     84.77% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5      4484371      1.87%     86.64% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6      4753558      1.99%     88.63% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7      3663260      1.53%     90.16% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8     23566651      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total    239457869                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls      3151204                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts       352722368                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads            80695476                       # Number of loads committed
system.switch_cpus18.commit.membars           5746791                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu    224798603     58.41%     58.41% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult      8951784      2.33%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead     80695476     20.97%     81.70% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite     70409519     18.30%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total    384855382                       # Class of committed instruction
system.switch_cpus18.commit.refs            151104995                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts        17534395                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts         329908088                       # Number of Instructions Simulated
system.switch_cpus18.committedOps           384855382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.728484                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.728484                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles    171735868                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred         8286                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved     21049812                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts    393016039                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles       14652538                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles        38551103                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles       133155                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts          446                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles     15256052                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches          63012097                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines        40758822                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles           199326473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes        22033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.switch_cpus18.fetch.Insts            338875286                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.MiscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus18.fetch.SquashCycles        282864                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.262187                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles     40860620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches     26557546                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.410024                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples    240328719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.647162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.890268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0      165633235     68.92%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1       10947885      4.56%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2        5745555      2.39%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3        7477168      3.11%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4        8243115      3.43%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5        2834528      1.18%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6        3531880      1.47%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7        4669315      1.94%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8       31246038     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total    240328719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                  4194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts       159822                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches       61985488                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.654307                       # Inst execution rate
system.switch_cpus18.iew.exec_refs          161329821                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores         71123451                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles        796774                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts     82201741                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts      4718306                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts          785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts     71857846                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts    391152867                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts     90206370                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts       163130                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts    397584490                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents       256997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents     12532054                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles       133155                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles     12755325                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads      6779431                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses          767                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        11149                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads      8573880                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads      1506246                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores      1448304                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        11149                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect        41853                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect       117969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers       353180396                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count           388857858                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.594438                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers       209943704                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.617997                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent            388922276                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads      474194414                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes     271678134                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.372713                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.372713                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu    227363073     57.16%     57.16% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult      8954889      2.25%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead     90264800     22.69%     82.11% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite     71164854     17.89%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total    397747622                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          10165462                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.025558                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu        523950      5.15%      5.15% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult         6651      0.07%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead      4801465     47.23%     52.45% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite      4833396     47.55%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses    381501896                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads    994277663                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses    371047696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes    377909138                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded        386434560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued       397747622                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded      4718307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined      6297396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued         4276                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved        16363                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined      5128973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples    240328719                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.655015                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     2.136070                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0    110706658     46.06%     46.06% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1     41294353     17.18%     63.25% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2     22843046      9.50%     72.75% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3     16056612      6.68%     79.43% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4     17601176      7.32%     86.76% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     12593956      5.24%     92.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6      9952657      4.14%     96.14% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7      4735173      1.97%     98.11% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8      4545088      1.89%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total    240328719                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.654986                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses     26411188                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads     51716036                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses     17810162                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes     19552271                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads      6493177                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores      8340277                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads     82201741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores     71857846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads     527510961                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes     18807744                       # number of misc regfile writes
system.switch_cpus18.numCycles              240332913                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles      17694900                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps    369181746                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents      2507477                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles       21042620                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents     15455162                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents         3192                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups    618029240                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts    392033015                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands    375825249                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles        47211506                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents      8837672                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles       133155                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles     36991107                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps        6643402                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups    469073170                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles    117255428                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts      5787200                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts        81369210                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts      4725958                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups     12359081                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads          607125065                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes         783339996                       # The number of ROB writes
system.switch_cpus18.timesIdled                    17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads       11856765                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes       5954060                       # number of vector regfile writes
system.switch_cpus19.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus19.branchPred.BTBHitPct    40.899301                       # BTB Hit Percentage
system.switch_cpus19.branchPred.BTBHits      20242706                       # Number of BTB hits
system.switch_cpus19.branchPred.BTBLookups     49494015                       # Number of BTB lookups
system.switch_cpus19.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus19.branchPred.condIncorrect       296611                       # Number of conditional branches incorrect
system.switch_cpus19.branchPred.condPredicted     44711902                       # Number of conditional branches predicted
system.switch_cpus19.branchPred.indirectHits      1551422                       # Number of indirect target hits.
system.switch_cpus19.branchPred.indirectLookups      1552083                       # Number of indirect predictor lookups.
system.switch_cpus19.branchPred.indirectMisses          661                       # Number of indirect misses.
system.switch_cpus19.branchPred.lookups      52084029                       # Number of BP lookups
system.switch_cpus19.branchPred.usedRAS       1918642                       # Number of times the RAS was used to get a target.
system.switch_cpus19.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus19.cc_regfile_reads        81297159                       # number of cc regfile reads
system.switch_cpus19.cc_regfile_writes       74857092                       # number of cc regfile writes
system.switch_cpus19.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus19.commit.branchMispredicts       296478                       # The number of times a branch was mispredicted
system.switch_cpus19.commit.branches         50316031                       # Number of branches committed
system.switch_cpus19.commit.bw_lim_events     19551064                       # number cycles where commit BW limit reached
system.switch_cpus19.commit.commitNonSpecStalls      3410142                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus19.commit.commitSquashedInsts      4105632                       # The number of squashed insts skipped by commit
system.switch_cpus19.commit.committedInsts    307189638                       # Number of instructions committed
system.switch_cpus19.commit.committedOps    345836985                       # Number of ops (including micro ops) committed
system.switch_cpus19.commit.committed_per_cycle::samples    239655935                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::mean     1.443056                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::stdev     2.398778                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::0    129310828     53.96%     53.96% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::1     45983182     19.19%     73.14% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::2     24489425     10.22%     83.36% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::3      6182304      2.58%     85.94% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::4      4983510      2.08%     88.02% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::5      2106800      0.88%     88.90% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::6      3890265      1.62%     90.52% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::7      3158557      1.32%     91.84% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::8     19551064      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::total    239655935                       # Number of insts commited each cycle
system.switch_cpus19.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus19.commit.function_calls      1906558                       # Number of function calls committed.
system.switch_cpus19.commit.int_insts       318447470                       # Number of committed integer instructions.
system.switch_cpus19.commit.loads            77407811                       # Number of loads committed
system.switch_cpus19.commit.membars           3789035                       # Number of memory barriers committed
system.switch_cpus19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntAlu    203956807     58.97%     58.97% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntMult     19323015      5.59%     64.56% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntDiv       378881      0.11%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemRead     77407811     22.38%     87.05% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemWrite     44770471     12.95%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::total    345836985                       # Class of committed instruction
system.switch_cpus19.commit.refs            122178282                       # Number of memory references committed
system.switch_cpus19.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus19.commit.vec_insts         5861048                       # Number of committed Vector instructions.
system.switch_cpus19.committedInsts         307189638                       # Number of Instructions Simulated
system.switch_cpus19.committedOps           345836985                       # Number of Ops (including micro ops) Simulated
system.switch_cpus19.cpi                     0.782360                       # CPI: Cycles Per Instruction
system.switch_cpus19.cpi_total               0.782360                       # CPI: Total CPI of All Threads
system.switch_cpus19.decode.BlockedCycles    176834949                       # Number of cycles decode is blocked
system.switch_cpus19.decode.BranchMispred          141                       # Number of times decode detected a branch misprediction
system.switch_cpus19.decode.BranchResolved     19628416                       # Number of times decode resolved a branch
system.switch_cpus19.decode.DecodedInsts    355077357                       # Number of instructions handled by decode
system.switch_cpus19.decode.IdleCycles       14039637                       # Number of cycles decode is idle
system.switch_cpus19.decode.RunCycles        31776890                       # Number of cycles decode is running
system.switch_cpus19.decode.SquashCycles       301130                       # Number of cycles decode is squashing
system.switch_cpus19.decode.SquashedInsts          553                       # Number of squashed instructions handled by decode
system.switch_cpus19.decode.UnblockCycles     17379483                       # Number of cycles decode is unblocking
system.switch_cpus19.dtb.accesses                   0                       # DTB accesses
system.switch_cpus19.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.hits                       0                       # DTB hits
system.switch_cpus19.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.dtb.misses                     0                       # DTB misses
system.switch_cpus19.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus19.dtb.read_misses                0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus19.dtb.write_misses               0                       # DTB write misses
system.switch_cpus19.fetch.Branches          52084029                       # Number of branches that fetch encountered
system.switch_cpus19.fetch.CacheLines        28989341                       # Number of cache lines fetched
system.switch_cpus19.fetch.Cycles           210983280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus19.fetch.IcacheSquashes         8818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus19.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.switch_cpus19.fetch.Insts            320732098                       # Number of instructions fetch has processed
system.switch_cpus19.fetch.MiscStallCycles          252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus19.fetch.SquashCycles        602526                       # Number of cycles fetch has spent squashing
system.switch_cpus19.fetch.branchRate        0.216716                       # Number of branch fetches per cycle
system.switch_cpus19.fetch.icacheStallCycles     29047194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus19.fetch.predictedBranches     23712770                       # Number of branches that fetch has predicted taken
system.switch_cpus19.fetch.rate              1.334533                       # Number of inst fetches per cycle
system.switch_cpus19.fetch.rateDist::samples    240332092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::mean     1.502810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::stdev     2.805310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::0      172381797     71.73%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::1        9431440      3.92%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::2        6973071      2.90%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::3        5377929      2.24%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::4        6616840      2.75%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::5        3547154      1.48%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::6        4095667      1.70%     86.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::7        2380624      0.99%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::8       29527570     12.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::total    240332092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.idleCycles                   821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus19.iew.branchMispredicts       309508                       # Number of branch mispredicts detected at execute
system.switch_cpus19.iew.exec_branches       50509273                       # Number of branches executed
system.switch_cpus19.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus19.iew.exec_rate           1.464130                       # Inst execution rate
system.switch_cpus19.iew.exec_refs          127225139                       # number of memory reference insts executed
system.switch_cpus19.iew.exec_stores         44848317                       # Number of stores executed
system.switch_cpus19.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus19.iew.iewBlockCycles      12150986                       # Number of cycles IEW is blocking
system.switch_cpus19.iew.iewDispLoadInsts     78499373                       # Number of dispatched load instructions
system.switch_cpus19.iew.iewDispNonSpecInsts      3422006                       # Number of dispatched non-speculative instructions
system.switch_cpus19.iew.iewDispSquashedInsts        28860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus19.iew.iewDispStoreInsts     44978359                       # Number of dispatched store instructions
system.switch_cpus19.iew.iewDispatchedInsts    349938842                       # Number of instructions dispatched to IQ
system.switch_cpus19.iew.iewExecLoadInsts     82376822                       # Number of load instructions executed
system.switch_cpus19.iew.iewExecSquashedInsts       632525                       # Number of squashed instructions skipped in execute
system.switch_cpus19.iew.iewExecutedInsts    351878729                       # Number of executed instructions
system.switch_cpus19.iew.iewIQFullEvents      1716428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus19.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus19.iew.iewLSQFullEvents       332179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus19.iew.iewSquashCycles       301130                       # Number of cycles IEW is squashing
system.switch_cpus19.iew.iewUnblockCycles      2937882                       # Number of cycles IEW is unblocking
system.switch_cpus19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus19.iew.lsq.thread0.cacheBlocked        30692                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus19.iew.lsq.thread0.forwLoads      4789149                       # Number of loads that had data forwarded from stores
system.switch_cpus19.iew.lsq.thread0.ignoredResponses          336                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.memOrderViolation         7049                       # Number of memory ordering violations
system.switch_cpus19.iew.lsq.thread0.rescheduledLoads      4239541                       # Number of loads that were rescheduled
system.switch_cpus19.iew.lsq.thread0.squashedLoads      1091546                       # Number of loads squashed
system.switch_cpus19.iew.lsq.thread0.squashedStores       207876                       # Number of stores squashed
system.switch_cpus19.iew.memOrderViolationEvents         7049                       # Number of memory order violations
system.switch_cpus19.iew.predictedNotTakenIncorrect        19691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus19.iew.predictedTakenIncorrect       289817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus19.iew.wb_consumers       309767421                       # num instructions consuming a value
system.switch_cpus19.iew.wb_count           347024384                       # cumulative count of insts written-back
system.switch_cpus19.iew.wb_fanout           0.677583                       # average fanout of values written-back
system.switch_cpus19.iew.wb_producers       209893238                       # num instructions producing a value
system.switch_cpus19.iew.wb_rate             1.443932                       # insts written-back per cycle
system.switch_cpus19.iew.wb_sent            347177271                       # cumulative count of insts sent to commit
system.switch_cpus19.int_regfile_reads      452705672                       # number of integer regfile reads
system.switch_cpus19.int_regfile_writes     264040349                       # number of integer regfile writes
system.switch_cpus19.ipc                     1.278184                       # IPC: Instructions Per Cycle
system.switch_cpus19.ipc_total               1.278184                       # IPC: Total IPC of All Threads
system.switch_cpus19.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntAlu    205332008     58.25%     58.25% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntMult     19323963      5.48%     63.73% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntDiv       378881      0.11%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMisc            2      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAddAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMisc            1      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShift            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMult            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAes            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAesMix            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdPredAlu            0      0.00%     63.84% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemRead     82614386     23.44%     87.27% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemWrite     44862013     12.73%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::total    352511254                       # Type of FU issued
system.switch_cpus19.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus19.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus19.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus19.iq.fu_busy_cnt           5996780                       # FU busy when requested
system.switch_cpus19.iq.fu_busy_rate         0.017012                       # FU busy rate (busy events/executed inst)
system.switch_cpus19.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntAlu        815371     13.60%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntDiv             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAddAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShift            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShiftAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAes            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAesMix            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash2            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash2            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma2            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma3            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdPredAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemRead      3101340     51.72%     65.31% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemWrite      2080069     34.69%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.int_alu_accesses    348784471                       # Number of integer alu accesses
system.switch_cpus19.iq.int_inst_queue_reads    932304428                       # Number of integer instruction queue reads
system.switch_cpus19.iq.int_inst_queue_wakeup_accesses    341162572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus19.iq.int_inst_queue_writes    348164561                       # Number of integer instruction queue writes
system.switch_cpus19.iq.iqInstsAdded        346516835                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus19.iq.iqInstsIssued       352511254                       # Number of instructions issued
system.switch_cpus19.iq.iqNonSpecInstsAdded      3422007                       # Number of non-speculative instructions added to the IQ
system.switch_cpus19.iq.iqSquashedInstsExamined      4101807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus19.iq.iqSquashedInstsIssued         9933                       # Number of squashed instructions issued
system.switch_cpus19.iq.iqSquashedNonSpecRemoved        11865                       # Number of squashed non-spec instructions that were removed
system.switch_cpus19.iq.iqSquashedOperandsExamined      3474395                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus19.iq.issued_per_cycle::samples    240332092                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::mean     1.466767                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::stdev     1.969071                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::0    108368007     45.09%     45.09% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::1     53662010     22.33%     67.42% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::2     26642583     11.09%     78.50% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::3     13214498      5.50%     84.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::4     13662981      5.69%     89.69% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::5      8865674      3.69%     93.38% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::6      8337558      3.47%     96.85% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::7      3715306      1.55%     98.39% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::8      3863475      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::total    240332092                       # Number of insts issued each cycle
system.switch_cpus19.iq.rate                 1.466762                       # Inst issue rate
system.switch_cpus19.iq.vec_alu_accesses      9723563                       # Number of vector alu accesses
system.switch_cpus19.iq.vec_inst_queue_reads     19056885                       # Number of vector instruction queue reads
system.switch_cpus19.iq.vec_inst_queue_wakeup_accesses      5861812                       # Number of vector instruction queue wakeup accesses
system.switch_cpus19.iq.vec_inst_queue_writes      5883137                       # Number of vector instruction queue writes
system.switch_cpus19.itb.accesses                   0                       # DTB accesses
system.switch_cpus19.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.hits                       0                       # DTB hits
system.switch_cpus19.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.itb.misses                     0                       # DTB misses
system.switch_cpus19.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.itb.read_hits                  0                       # DTB read hits
system.switch_cpus19.itb.read_misses                0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.itb.write_hits                 0                       # DTB write hits
system.switch_cpus19.itb.write_misses               0                       # DTB write misses
system.switch_cpus19.memDep0.conflictingLoads      9071204                       # Number of conflicting loads.
system.switch_cpus19.memDep0.conflictingStores      3166751                       # Number of conflicting stores.
system.switch_cpus19.memDep0.insertedLoads     78499373                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus19.memDep0.insertedStores     44978359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus19.misc_regfile_reads     365817835                       # number of misc regfile reads
system.switch_cpus19.misc_regfile_writes     13640544                       # number of misc regfile writes
system.switch_cpus19.numCycles              240332913                       # number of cpu cycles simulated
system.switch_cpus19.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus19.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus19.rename.BlockCycles      39960647                       # Number of cycles rename is blocking
system.switch_cpus19.rename.CommittedMaps    345766776                       # Number of HB maps that are committed
system.switch_cpus19.rename.IQFullEvents     38985097                       # Number of times rename has blocked due to IQ full
system.switch_cpus19.rename.IdleCycles       20254519                       # Number of cycles rename is idle
system.switch_cpus19.rename.LQFullEvents      4562903                       # Number of times rename has blocked due to LQ full
system.switch_cpus19.rename.ROBFullEvents         3980                       # Number of times rename has blocked due to ROB full
system.switch_cpus19.rename.RenameLookups    554816537                       # Number of register rename lookups that rename has made
system.switch_cpus19.rename.RenamedInsts    352299227                       # Number of instructions processed by rename
system.switch_cpus19.rename.RenamedOperands    353161227                       # Number of destination operands rename has renamed
system.switch_cpus19.rename.RunCycles        41718588                       # Number of cycles rename is running
system.switch_cpus19.rename.SQFullEvents      1767173                       # Number of times rename has blocked due to SQ full
system.switch_cpus19.rename.SquashCycles       301130                       # Number of cycles rename is squashing
system.switch_cpus19.rename.UnblockCycles     52977482                       # Number of cycles rename is unblocking
system.switch_cpus19.rename.UndoneMaps        7394401                       # Number of HB maps that are undone due to squashing
system.switch_cpus19.rename.int_rename_lookups    454098081                       # Number of integer rename lookups
system.switch_cpus19.rename.serializeStallCycles     85119724                       # count of cycles rename stalled for serializing inst
system.switch_cpus19.rename.serializingInsts      4191700                       # count of serializing insts renamed
system.switch_cpus19.rename.skidInsts       107666330                       # count of insts added to the skid buffer
system.switch_cpus19.rename.tempSerializingInsts      3433852                       # count of temporary serializing insts renamed
system.switch_cpus19.rename.vec_rename_lookups      3916308                       # Number of vector rename lookups
system.switch_cpus19.rob.rob_reads          570047410                       # The number of ROB reads
system.switch_cpus19.rob.rob_writes         700561452                       # The number of ROB writes
system.switch_cpus19.timesIdled                    12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus19.vec_regfile_reads        3907396                       # number of vector regfile reads
system.switch_cpus19.vec_regfile_writes       1954468                       # number of vector regfile writes
system.switch_cpus20.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus20.branchPred.BTBHitPct    46.238692                       # BTB Hit Percentage
system.switch_cpus20.branchPred.BTBHits      31221452                       # Number of BTB hits
system.switch_cpus20.branchPred.BTBLookups     67522351                       # Number of BTB lookups
system.switch_cpus20.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus20.branchPred.condIncorrect        82636                       # Number of conditional branches incorrect
system.switch_cpus20.branchPred.condPredicted     60285090                       # Number of conditional branches predicted
system.switch_cpus20.branchPred.indirectHits      1775876                       # Number of indirect target hits.
system.switch_cpus20.branchPred.indirectLookups      1895455                       # Number of indirect predictor lookups.
system.switch_cpus20.branchPred.indirectMisses       119579                       # Number of indirect misses.
system.switch_cpus20.branchPred.lookups      77557739                       # Number of BP lookups
system.switch_cpus20.branchPred.usedRAS       6561803                       # Number of times the RAS was used to get a target.
system.switch_cpus20.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus20.cc_regfile_reads       131715012                       # number of cc regfile reads
system.switch_cpus20.cc_regfile_writes      124036632                       # number of cc regfile writes
system.switch_cpus20.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus20.commit.branchMispredicts        82510                       # The number of times a branch was mispredicted
system.switch_cpus20.commit.branches         76526963                       # Number of branches committed
system.switch_cpus20.commit.bw_lim_events     27854577                       # number cycles where commit BW limit reached
system.switch_cpus20.commit.commitNonSpecStalls      3901997                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus20.commit.commitSquashedInsts      2188069                       # The number of squashed insts skipped by commit
system.switch_cpus20.commit.committedInsts    383654043                       # Number of instructions committed
system.switch_cpus20.commit.committedOps    453473949                       # Number of ops (including micro ops) committed
system.switch_cpus20.commit.committed_per_cycle::samples    240015640                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::mean     1.889352                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::stdev     2.740632                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::0    124868501     52.03%     52.03% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::1     29802395     12.42%     64.44% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::2     23527444      9.80%     74.24% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::3      6975059      2.91%     77.15% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::4     14885835      6.20%     83.35% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::5      3608386      1.50%     84.86% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::6      4184498      1.74%     86.60% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::7      4308945      1.80%     88.39% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::8     27854577     11.61%    100.00% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus20.commit.committed_per_cycle::total    240015640                       # Number of insts commited each cycle
system.switch_cpus20.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus20.commit.function_calls      6517018                       # Number of function calls committed.
system.switch_cpus20.commit.int_insts       409140048                       # Number of committed integer instructions.
system.switch_cpus20.commit.loads            91064739                       # Number of loads committed
system.switch_cpus20.commit.membars           4335536                       # Number of memory barriers committed
system.switch_cpus20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IntAlu    272510906     60.09%     60.09% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IntMult     16042972      3.54%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdMisc        27098      0.01%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::MemRead     91064739     20.08%     83.72% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::MemWrite     73828234     16.28%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus20.commit.op_class_0::total    453473949                       # Class of committed instruction
system.switch_cpus20.commit.refs            164892973                       # Number of memory references committed
system.switch_cpus20.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus20.commit.vec_insts        14564712                       # Number of committed Vector instructions.
system.switch_cpus20.committedInsts         383654043                       # Number of Instructions Simulated
system.switch_cpus20.committedOps           453473949                       # Number of Ops (including micro ops) Simulated
system.switch_cpus20.cpi                     0.626431                       # CPI: Cycles Per Instruction
system.switch_cpus20.cpi_total               0.626431                       # CPI: Total CPI of All Threads
system.switch_cpus20.decode.BlockedCycles    147560101                       # Number of cycles decode is blocked
system.switch_cpus20.decode.BranchMispred          187                       # Number of times decode detected a branch misprediction
system.switch_cpus20.decode.BranchResolved     31165258                       # Number of times decode resolved a branch
system.switch_cpus20.decode.DecodedInsts    456895002                       # Number of instructions handled by decode
system.switch_cpus20.decode.IdleCycles       22870969                       # Number of cycles decode is idle
system.switch_cpus20.decode.RunCycles        55245485                       # Number of cycles decode is running
system.switch_cpus20.decode.SquashCycles        88454                       # Number of cycles decode is squashing
system.switch_cpus20.decode.SquashedInsts          468                       # Number of squashed instructions handled by decode
system.switch_cpus20.decode.UnblockCycles     14567413                       # Number of cycles decode is unblocking
system.switch_cpus20.dtb.accesses                   0                       # DTB accesses
system.switch_cpus20.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus20.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.dtb.hits                       0                       # DTB hits
system.switch_cpus20.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus20.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus20.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus20.dtb.misses                     0                       # DTB misses
system.switch_cpus20.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus20.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus20.dtb.read_misses                0                       # DTB read misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus20.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus20.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus20.dtb.write_misses               0                       # DTB write misses
system.switch_cpus20.fetch.Branches          77557739                       # Number of branches that fetch encountered
system.switch_cpus20.fetch.CacheLines        45407503                       # Number of cache lines fetched
system.switch_cpus20.fetch.Cycles           194776606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus20.fetch.IcacheSquashes        15280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus20.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus20.fetch.Insts            388026116                       # Number of instructions fetch has processed
system.switch_cpus20.fetch.MiscStallCycles          297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus20.fetch.SquashCycles        177160                       # Number of cycles fetch has spent squashing
system.switch_cpus20.fetch.branchRate        0.322710                       # Number of branch fetches per cycle
system.switch_cpus20.fetch.icacheStallCycles     45466892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus20.fetch.predictedBranches     39559131                       # Number of branches that fetch has predicted taken
system.switch_cpus20.fetch.rate              1.614536                       # Number of inst fetches per cycle
system.switch_cpus20.fetch.rateDist::samples    240332424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::mean     1.907634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::stdev     2.966529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::0      152257389     63.35%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::1       12491852      5.20%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::2        7039519      2.93%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::3        7702152      3.20%     74.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::4        7779101      3.24%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::5        6373937      2.65%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::6       11655834      4.85%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::7        4393362      1.83%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::8       30639278     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.fetch.rateDist::total    240332424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus20.idleCycles                   489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus20.iew.branchMispredicts       110566                       # Number of branch mispredicts detected at execute
system.switch_cpus20.iew.exec_branches       76648012                       # Number of branches executed
system.switch_cpus20.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus20.iew.exec_rate           1.927996                       # Inst execution rate
system.switch_cpus20.iew.exec_refs          174079560                       # number of memory reference insts executed
system.switch_cpus20.iew.exec_stores         73985872                       # Number of stores executed
system.switch_cpus20.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus20.iew.iewBlockCycles        229279                       # Number of cycles IEW is blocking
system.switch_cpus20.iew.iewDispLoadInsts     91480324                       # Number of dispatched load instructions
system.switch_cpus20.iew.iewDispNonSpecInsts      3915574                       # Number of dispatched non-speculative instructions
system.switch_cpus20.iew.iewDispSquashedInsts         2103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus20.iew.iewDispStoreInsts     74192673                       # Number of dispatched store instructions
system.switch_cpus20.iew.iewDispatchedInsts    455661848                       # Number of instructions dispatched to IQ
system.switch_cpus20.iew.iewExecLoadInsts    100093688                       # Number of load instructions executed
system.switch_cpus20.iew.iewExecSquashedInsts       109395                       # Number of squashed instructions skipped in execute
system.switch_cpus20.iew.iewExecutedInsts    463360823                       # Number of executed instructions
system.switch_cpus20.iew.iewIQFullEvents         7533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus20.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus20.iew.iewLSQFullEvents      1847700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus20.iew.iewSquashCycles        88454                       # Number of cycles IEW is squashing
system.switch_cpus20.iew.iewUnblockCycles      1855213                       # Number of cycles IEW is unblocking
system.switch_cpus20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus20.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus20.iew.lsq.thread0.forwLoads     15483828                       # Number of loads that had data forwarded from stores
system.switch_cpus20.iew.lsq.thread0.ignoredResponses          576                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus20.iew.lsq.thread0.memOrderViolation         8323                       # Number of memory ordering violations
system.switch_cpus20.iew.lsq.thread0.rescheduledLoads      8834533                       # Number of loads that were rescheduled
system.switch_cpus20.iew.lsq.thread0.squashedLoads       415553                       # Number of loads squashed
system.switch_cpus20.iew.lsq.thread0.squashedStores       364426                       # Number of stores squashed
system.switch_cpus20.iew.memOrderViolationEvents         8323                       # Number of memory order violations
system.switch_cpus20.iew.predictedNotTakenIncorrect        29200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus20.iew.predictedTakenIncorrect        81366                       # Number of branches that were predicted taken incorrectly
system.switch_cpus20.iew.wb_consumers       434527759                       # num instructions consuming a value
system.switch_cpus20.iew.wb_count           454423788                       # cumulative count of insts written-back
system.switch_cpus20.iew.wb_fanout           0.582403                       # average fanout of values written-back
system.switch_cpus20.iew.wb_producers       253070414                       # num instructions producing a value
system.switch_cpus20.iew.wb_rate             1.890810                       # insts written-back per cycle
system.switch_cpus20.iew.wb_sent            454458182                       # cumulative count of insts sent to commit
system.switch_cpus20.int_regfile_reads      567022477                       # number of integer regfile reads
system.switch_cpus20.int_regfile_writes     322998382                       # number of integer regfile writes
system.switch_cpus20.ipc                     1.596344                       # IPC: Instructions Per Cycle
system.switch_cpus20.ipc_total               1.596344                       # IPC: Total IPC of All Threads
system.switch_cpus20.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IntAlu    273253597     58.96%     58.96% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IntMult     16048909      3.46%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IntDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMult            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMultAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatDiv            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMisc            4      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatSqrt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAdd            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAddAcc            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAlu            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdCmp            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdCvt            0      0.00%     62.42% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdMisc        27101      0.01%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShift            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAes            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdAesMix            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::SimdPredAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::MemRead    100124547     21.60%     84.03% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::MemWrite     74016063     15.97%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus20.iq.FU_type_0::total    463470221                       # Type of FU issued
system.switch_cpus20.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus20.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus20.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus20.iq.fu_busy_cnt          10721860                       # FU busy when requested
system.switch_cpus20.iq.fu_busy_rate         0.023134                       # FU busy rate (busy events/executed inst)
system.switch_cpus20.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IntAlu       1360791     12.69%     12.69% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IntMult       868768      8.10%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IntDiv             0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatCvt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMult            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatDiv            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMisc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatSqrt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAddAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdCvt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdMisc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdMult            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShift            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShiftAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdDiv            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSqrt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatCvt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatDiv            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatMisc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatMult            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatSqrt            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdReduceAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdReduceAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdReduceCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAes            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdAesMix            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha1Hash            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha1Hash2            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha256Hash            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdSha256Hash2            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShaSigma2            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdShaSigma3            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::SimdPredAlu            0      0.00%     20.79% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::MemRead      3942671     36.77%     57.57% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::MemWrite      4549630     42.43%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus20.iq.int_alu_accesses    450533774                       # Number of integer alu accesses
system.switch_cpus20.iq.int_inst_queue_reads   1132828975                       # Number of integer instruction queue reads
system.switch_cpus20.iq.int_inst_queue_wakeup_accesses    439846981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus20.iq.int_inst_queue_writes    443221430                       # Number of integer instruction queue writes
system.switch_cpus20.iq.iqInstsAdded        451746273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus20.iq.iqInstsIssued       463470221                       # Number of instructions issued
system.switch_cpus20.iq.iqNonSpecInstsAdded      3915575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus20.iq.iqSquashedInstsExamined      2187745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus20.iq.iqSquashedInstsIssued         2527                       # Number of squashed instructions issued
system.switch_cpus20.iq.iqSquashedNonSpecRemoved        13578                       # Number of squashed non-spec instructions that were removed
system.switch_cpus20.iq.iqSquashedOperandsExamined      1971598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus20.iq.issued_per_cycle::samples    240332424                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::mean     1.928455                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::stdev     2.247114                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::0     98634599     41.04%     41.04% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::1     40044284     16.66%     57.70% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::2     22316011      9.29%     66.99% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::3     18824912      7.83%     74.82% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::4     19362527      8.06%     82.88% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::5     17547032      7.30%     90.18% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::6     12449646      5.18%     95.36% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::7      6791269      2.83%     98.18% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::8      4362144      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus20.iq.issued_per_cycle::total    240332424                       # Number of insts issued each cycle
system.switch_cpus20.iq.rate                 1.928451                       # Inst issue rate
system.switch_cpus20.iq.vec_alu_accesses     23658307                       # Number of vector alu accesses
system.switch_cpus20.iq.vec_inst_queue_reads     45168275                       # Number of vector instruction queue reads
system.switch_cpus20.iq.vec_inst_queue_wakeup_accesses     14576807                       # Number of vector instruction queue wakeup accesses
system.switch_cpus20.iq.vec_inst_queue_writes     14636478                       # Number of vector instruction queue writes
system.switch_cpus20.itb.accesses                   0                       # DTB accesses
system.switch_cpus20.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus20.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.itb.hits                       0                       # DTB hits
system.switch_cpus20.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus20.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus20.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus20.itb.misses                     0                       # DTB misses
system.switch_cpus20.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus20.itb.read_hits                  0                       # DTB read hits
system.switch_cpus20.itb.read_misses                0                       # DTB read misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus20.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus20.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus20.itb.write_hits                 0                       # DTB write hits
system.switch_cpus20.itb.write_misses               0                       # DTB write misses
system.switch_cpus20.memDep0.conflictingLoads      7409427                       # Number of conflicting loads.
system.switch_cpus20.memDep0.conflictingStores      5680289                       # Number of conflicting stores.
system.switch_cpus20.memDep0.insertedLoads     91480324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus20.memDep0.insertedStores     74192673                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus20.misc_regfile_reads     556464405                       # number of misc regfile reads
system.switch_cpus20.misc_regfile_writes     15607960                       # number of misc regfile writes
system.switch_cpus20.numCycles              240332913                       # number of cpu cycles simulated
system.switch_cpus20.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus20.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus20.rename.BlockCycles       4775916                       # Number of cycles rename is blocking
system.switch_cpus20.rename.CommittedMaps    458653499                       # Number of HB maps that are committed
system.switch_cpus20.rename.IQFullEvents     11169637                       # Number of times rename has blocked due to IQ full
system.switch_cpus20.rename.IdleCycles       28732651                       # Number of cycles rename is idle
system.switch_cpus20.rename.LQFullEvents      9513254                       # Number of times rename has blocked due to LQ full
system.switch_cpus20.rename.ROBFullEvents          174                       # Number of times rename has blocked due to ROB full
system.switch_cpus20.rename.RenameLookups    734412914                       # Number of register rename lookups that rename has made
system.switch_cpus20.rename.RenamedInsts    456329163                       # Number of instructions processed by rename
system.switch_cpus20.rename.RenamedOperands    461733865                       # Number of destination operands rename has renamed
system.switch_cpus20.rename.RunCycles        63570437                       # Number of cycles rename is running
system.switch_cpus20.rename.SQFullEvents     19028394                       # Number of times rename has blocked due to SQ full
system.switch_cpus20.rename.SquashCycles        88454                       # Number of cycles rename is squashing
system.switch_cpus20.rename.UnblockCycles     46610145                       # Number of cycles rename is unblocking
system.switch_cpus20.rename.UndoneMaps        3080195                       # Number of HB maps that are undone due to squashing
system.switch_cpus20.rename.int_rename_lookups    560353065                       # Number of integer rename lookups
system.switch_cpus20.rename.serializeStallCycles     96554815                       # count of cycles rename stalled for serializing inst
system.switch_cpus20.rename.serializingInsts      4796288                       # count of serializing insts renamed
system.switch_cpus20.rename.skidInsts        80918621                       # count of insts added to the skid buffer
system.switch_cpus20.rename.tempSerializingInsts      3915581                       # count of temporary serializing insts renamed
system.switch_cpus20.rename.vec_rename_lookups      9738528                       # Number of vector rename lookups
system.switch_cpus20.rob.rob_reads          667822990                       # The number of ROB reads
system.switch_cpus20.rob.rob_writes         911641026                       # The number of ROB writes
system.switch_cpus20.timesIdled                     8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus20.vec_regfile_reads        9722417                       # number of vector regfile reads
system.switch_cpus20.vec_regfile_writes       4867971                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       135445                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4431864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1214977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8795669                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1350422                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11822946                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate          327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3065024                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10264023                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           214797                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         227775                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          354312                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         9996                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         9996                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2262340                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2262339                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11822373                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           103                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       294355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       413036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       707391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      1080903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      1418850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total      2499753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      1052789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      1438582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total      2491371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      1056373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      1435568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total      2491941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      1053344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      1430354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total      2483698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      1083448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      1390708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total      2474156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      1083353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      1394722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total      2478075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      1089878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      1380212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total      2470090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      1015264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      1444425                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total      2459689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      1013914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      1437302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total      2451216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      1022178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      1455412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total      2477590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      1092904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      1390941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total      2483845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      1097599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      1383373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total      2480972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      1101167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      1392100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total      2493267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      1022486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      1451992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total      2474478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      1019146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      1442082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total      2461228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      1027189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      1460218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total      2487407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40367999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     15568256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     15484544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     31052800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     54323328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     69526400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    123849728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     51468800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     71862144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    123330944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     51745408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     71538304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    123283712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     51503104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     71328896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    122832000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     54025472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     68299136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    122324608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     54182784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     68532864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    122715648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     54389760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     67550592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    121940352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     49659648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     71923840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    121583488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     49128832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     71611136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    120739968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     49959552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     72637184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    122596736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     54752000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     68335872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    123087872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         6144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     54839552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     67724032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    122563584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     55130368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     68194048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    123324416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     50253568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     72345856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    122599424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     49706368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     71667456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    121373824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port     50008704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port     73081472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    123090176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1992406528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1949270                       # Total snoops (count)
system.membus.snoopTraffic                  204154368                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14554515                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.859179                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.091529                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5845985     40.17%     40.17% # Request fanout histogram
system.membus.snoop_fanout::1                 2028835     13.94%     54.11% # Request fanout histogram
system.membus.snoop_fanout::2                 1059078      7.28%     61.38% # Request fanout histogram
system.membus.snoop_fanout::3                  698163      4.80%     66.18% # Request fanout histogram
system.membus.snoop_fanout::4                  529173      3.64%     69.81% # Request fanout histogram
system.membus.snoop_fanout::5                  419686      2.88%     72.70% # Request fanout histogram
system.membus.snoop_fanout::6                  332859      2.29%     74.99% # Request fanout histogram
system.membus.snoop_fanout::7                  261980      1.80%     76.79% # Request fanout histogram
system.membus.snoop_fanout::8                  220812      1.52%     78.30% # Request fanout histogram
system.membus.snoop_fanout::9                  229344      1.58%     79.88% # Request fanout histogram
system.membus.snoop_fanout::10                 289980      1.99%     81.87% # Request fanout histogram
system.membus.snoop_fanout::11                 402184      2.76%     84.63% # Request fanout histogram
system.membus.snoop_fanout::12                 518323      3.56%     88.20% # Request fanout histogram
system.membus.snoop_fanout::13                 578265      3.97%     92.17% # Request fanout histogram
system.membus.snoop_fanout::14                 545870      3.75%     95.92% # Request fanout histogram
system.membus.snoop_fanout::15                 386281      2.65%     98.57% # Request fanout histogram
system.membus.snoop_fanout::16                  93802      0.64%     99.22% # Request fanout histogram
system.membus.snoop_fanout::17                  43126      0.30%     99.51% # Request fanout histogram
system.membus.snoop_fanout::18                  39340      0.27%     99.78% # Request fanout histogram
system.membus.snoop_fanout::19                  21152      0.15%     99.93% # Request fanout histogram
system.membus.snoop_fanout::20                   7758      0.05%     99.98% # Request fanout histogram
system.membus.snoop_fanout::21                   1997      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                    421      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                     62      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                     24      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      7      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              27                       # Request fanout histogram
system.membus.snoop_fanout::total            14554515                       # Request fanout histogram
system.membus.respLayer19.occupancy        8175478576                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer18.occupancy            550490                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            519945                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy        8213396458                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy            547006                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy        8178173388                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy            587834                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy        8085216050                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer34.occupancy            530234                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy        8104016119                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer30.occupancy            484653                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy        8161638391                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer54.occupancy            511531                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            597886                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy        8159354831                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer38.occupancy            615076                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy        8177890664                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28845685079                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33758088069                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              33.7                       # Layer utilization (%)
system.membus.respLayer51.occupancy        8210405727                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer59.occupancy        8128380387                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer26.occupancy            512191                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy        8137354369                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.1                       # Layer utilization (%)
system.membus.respLayer22.occupancy            519162                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy        8172427334                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer42.occupancy            612906                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            607092                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy        8177065725                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8199989741                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy             496768                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2752219100                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8218409326                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy             519722                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            455127                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy        8175785938                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.2                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               114                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           56                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   118338.214286                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  182770.536056                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           56    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         5492                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       787716                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            56                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  939536640220                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      6626940                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    342493080                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst      6044803                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      348537883                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    342493080                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst      6044803                       # number of overall hits
system.cpu14.icache.overall_hits::total     348537883                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          188                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           71                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          259                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          188                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           71                       # number of overall misses
system.cpu14.icache.overall_misses::total          259                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst     11430400                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     11430400                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst     11430400                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     11430400                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    342493268                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst      6044874                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    348538142                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    342493268                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst      6044874                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    348538142                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000012                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000012                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 160991.549296                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 44132.818533                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 160991.549296                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 44132.818533                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           82                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            8                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            8                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           63                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           63                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst     10241048                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     10241048                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst     10241048                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     10241048                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 162556.317460                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 162556.317460                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 162556.317460                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 162556.317460                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    342493080                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst      6044803                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     348537883                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          188                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           71                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst     11430400                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     11430400                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    342493268                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst      6044874                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    348538142                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 160991.549296                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 44132.818533                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            8                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           63                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst     10241048                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     10241048                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 162556.317460                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 162556.317460                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         145.036054                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         348538134                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1388598.143426                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952678560                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   139.189508                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst     5.846547                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.223060                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.009369                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.232430                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     13592987789                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    13592987789                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    138628293                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     14152109                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      152780402                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    138628293                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     14152109                       # number of overall hits
system.cpu14.dcache.overall_hits::total     152780402                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6997125                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      1870009                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      8867134                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6997125                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      1870009                       # number of overall misses
system.cpu14.dcache.overall_misses::total      8867134                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 190379356510                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 190379356510                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 190379356510                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 190379356510                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    145625418                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     16022118                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    161647536                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    145625418                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     16022118                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    161647536                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.048049                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.116714                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.054855                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.048049                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.116714                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.054855                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 101806.652540                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 21470.224371                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 101806.652540                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 21470.224371                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       175901                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         5754                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           15320                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           195                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    11.481789                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    29.507692                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      1754428                       # number of writebacks
system.cpu14.dcache.writebacks::total         1754428                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data       999217                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       999217                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data       999217                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       999217                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data       870792                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       870792                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data       870792                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       870792                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data  92270340528                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  92270340528                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data  92270340528                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  92270340528                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.054349                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.005387                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.054349                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.005387                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 105961.401262                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 105961.401262                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 105961.401262                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 105961.401262                       # average overall mshr miss latency
system.cpu14.dcache.replacements              7602841                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     74095185                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data      7834721                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      81929906                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      6181886                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      1408447                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      7590333                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 158231252230                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 158231252230                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     80277071                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data      9243168                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     89520239                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.077007                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.152377                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.084789                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 112344.484549                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 20846.417704                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data       681007                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       681007                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data       727440                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       727440                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data  82285742120                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  82285742120                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.078700                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.008126                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 113116.878533                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 113116.878533                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     64533108                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data      6317388                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     70850496                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       815239                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       461562                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1276801                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  32148104280                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  32148104280                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     65348347                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data      6778950                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     72127297                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.012475                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.068088                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017702                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 69650.673756                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 25178.633381                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data       318210                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       318210                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       143352                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       143352                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data   9984598408                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   9984598408                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.021147                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.001987                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 69650.918076                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 69650.918076                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3141836                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       155857                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3297693                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        12410                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        18359                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        30769                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data    896231148                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total    896231148                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3154246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       174216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      3328462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.003934                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.105381                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.009244                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 48816.991557                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 29127.730768                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        13557                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        13557                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         4802                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         4802                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    132448792                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    132448792                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.027563                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.001443                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 27582.005831                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27582.005831                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3094192                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       147144                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3241336                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        53742                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data         8743                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        62485                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    186590564                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    186590564                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3147934                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       155887                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3303821                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.017072                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.056085                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.018913                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 21341.709253                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  2986.165704                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data         8432                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total         8432                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    148719222                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    148719222                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.054090                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17637.478890                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17637.478890                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     12150158                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     12150158                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     10794984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     10794984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          44.134015                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         167273360                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         7831657                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           21.358617                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952691062                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    38.337585                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data     5.796430                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.599025                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.090569                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.689594                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       176111476                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      176111476                       # Number of data accesses
system.cpu15.numPwrStateTransitions               154                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   145660.105263                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  202167.829800                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         5589                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       882207                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            76                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  939532196992                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     11070168                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    342384148                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst      6051620                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      348435768                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    342384148                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst      6051620                       # number of overall hits
system.cpu15.icache.overall_hits::total     348435768                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          188                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           59                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          188                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           59                       # number of overall misses
system.cpu15.icache.overall_misses::total          247                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      9279015                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      9279015                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      9279015                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      9279015                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    342384336                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst      6051679                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    348436015                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    342384336                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst      6051679                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    348436015                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000010                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000010                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 157271.440678                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 37566.862348                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 157271.440678                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 37566.862348                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    51.333333                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            5                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           54                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      8484283                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      8484283                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      8484283                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      8484283                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 157116.351852                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 157116.351852                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 157116.351852                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 157116.351852                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    342384148                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst      6051620                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     348435768                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          188                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           59                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      9279015                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      9279015                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    342384336                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst      6051679                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    348436015                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 157271.440678                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 37566.862348                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           54                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      8484283                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      8484283                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 157116.351852                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 157116.351852                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         144.241909                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         348436010                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1439818.223140                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954639588                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   139.129419                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst     5.112490                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.222964                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.008193                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.231157                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     13589004827                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    13589004827                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    138967681                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     14007550                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      152975231                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    138967681                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     14007550                       # number of overall hits
system.cpu15.dcache.overall_hits::total     152975231                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      7082527                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      1859171                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      8941698                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      7082527                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      1859171                       # number of overall misses
system.cpu15.dcache.overall_misses::total      8941698                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 188716517478                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 188716517478                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 188716517478                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 188716517478                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    146050208                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     15866721                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    161916929                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    146050208                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     15866721                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    161916929                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.048494                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.117174                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.055224                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.048494                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.117174                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.055224                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 101505.734264                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 21105.221567                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 101505.734264                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 21105.221567                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       187036                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         4768                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           16289                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           200                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    11.482350                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    23.840000                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      1784678                       # number of writebacks
system.cpu15.dcache.writebacks::total         1784678                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data       993242                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       993242                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data       993242                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       993242                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data       865929                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       865929                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data       865929                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       865929                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data  91902124752                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  91902124752                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data  91902124752                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  91902124752                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.054575                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.005348                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.054575                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.005348                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 106131.247195                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 106131.247195                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 106131.247195                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 106131.247195                       # average overall mshr miss latency
system.cpu15.dcache.replacements              7679930                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     74342115                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data      7729735                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      82071850                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      6239882                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      1399622                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      7639504                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 157029700096                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 157029700096                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     80581997                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data      9129357                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     89711354                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.077435                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.153310                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.085156                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 112194.363975                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 20554.960125                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data       675965                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       675965                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data       723657                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       723657                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data  81976500072                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  81976500072                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.079267                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.008067                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 113280.877642                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 113280.877642                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     64625566                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data      6277815                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     70903381                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       842645                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       459549                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1302194                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  31686817382                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  31686817382                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     65468211                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data      6737364                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     72205575                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.012871                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.068209                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.018035                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 68951.988541                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 24333.407604                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data       317277                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       317277                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       142272                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       142272                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data   9925624680                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   9925624680                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.021117                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.001970                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 69765.130735                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 69765.130735                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3105279                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       166794                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3272073                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13214                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        19101                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        32315                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   1057970924                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   1057970924                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3118493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       185895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      3304388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004237                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.102752                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.009779                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 55388.247945                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 32739.313755                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        14101                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        14101                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         5000                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         5000                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    134003826                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    134003826                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.026897                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 26800.765200                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26800.765200                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3056407                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       157867                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3214274                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        55399                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data         9139                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        64538                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    196297474                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    196297474                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3111806                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       167006                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3278812                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017803                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.054723                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.019683                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 21479.097713                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  3041.579751                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data         8857                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total         8857                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    156455134                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    156455134                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.053034                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.002701                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17664.574235                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17664.574235                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     11369676                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     11369676                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     10100362                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     10100362                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          43.697863                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         167499575                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         7911189                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           21.172491                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954652090                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    37.915272                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data     5.782592                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.592426                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.090353                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.682779                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       176411318                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      176411318                       # Number of data accesses
system.cpu16.numPwrStateTransitions               140                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   160835.855072                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  229846.019342                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3815                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       818155                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            69                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  939532169486                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     11097674                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    342344688                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst      6068346                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      348413034                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    342344688                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst      6068346                       # number of overall hits
system.cpu16.icache.overall_hits::total     348413034                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          190                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           72                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          262                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          190                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           72                       # number of overall misses
system.cpu16.icache.overall_misses::total          262                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10951752                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10951752                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10951752                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10951752                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    342344878                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst      6068418                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    348413296                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    342344878                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst      6068418                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    348413296                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000012                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000012                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 152107.666667                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 41800.580153                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 152107.666667                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 41800.580153                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            8                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            8                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           64                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           64                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      9995012                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      9995012                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      9995012                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      9995012                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 156172.062500                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 156172.062500                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 156172.062500                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 156172.062500                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    342344688                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst      6068346                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     348413034                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          190                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           72                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          262                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10951752                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10951752                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    342344878                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst      6068418                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    348413296                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 152107.666667                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 41800.580153                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            8                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           64                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      9995012                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      9995012                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 156172.062500                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 156172.062500                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         146.073330                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         348413288                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             254                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1371705.858268                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956600616                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   140.144148                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst     5.929182                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.224590                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.009502                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.234092                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.407051                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     13588118798                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    13588118798                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    139040745                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     14042101                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      153082846                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    139040745                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     14042101                       # number of overall hits
system.cpu16.dcache.overall_hits::total     153082846                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      7056497                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      1844742                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total      8901239                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      7056497                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      1844742                       # number of overall misses
system.cpu16.dcache.overall_misses::total      8901239                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 188346323905                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 188346323905                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 188346323905                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 188346323905                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    146097242                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     15886843                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    161984085                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    146097242                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     15886843                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    161984085                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.048300                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.116118                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.054951                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.048300                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.116118                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.054951                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 102099.005663                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 21159.562608                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 102099.005663                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 21159.562608                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs       179071                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets         4634                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           15960                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           221                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    11.219987                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    20.968326                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      1768491                       # number of writebacks
system.cpu16.dcache.writebacks::total         1768491                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data       982820                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total       982820                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data       982820                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total       982820                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data       861922                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total       861922                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data       861922                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total       861922                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data  91401555140                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total  91401555140                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data  91401555140                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total  91401555140                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.054254                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.005321                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.054254                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.005321                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 106043.882323                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 106043.882323                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 106043.882323                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 106043.882323                       # average overall mshr miss latency
system.cpu16.dcache.replacements              7654071                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     74394931                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data      7719577                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total      82114508                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      6219264                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      1403113                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total      7622377                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 157454997884                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 157454997884                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     80614195                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data      9122690                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total     89736885                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.077148                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.153805                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.084941                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 112218.330159                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 20656.941776                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data       678887                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total       678887                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data       724226                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total       724226                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data  81675869878                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total  81675869878                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.079387                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.008071                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 112776.771171                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 112776.771171                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     64645814                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data      6322524                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     70968338                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       837233                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       441629                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      1278862                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  30891326021                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  30891326021                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     65483047                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data      6764153                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     72247200                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.012785                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.065290                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.017701                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 69948.590380                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 24155.324047                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data       303933                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total       303933                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       137696                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       137696                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data   9725685262                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total   9725685262                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.020357                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.001906                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 70631.574352                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 70631.574352                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3097403                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       169698                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3267101                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        12668                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        19504                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        32172                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   1032937606                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   1032937606                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3110071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       189202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      3299273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004073                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.103086                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.009751                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 52960.295632                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 32106.726532                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        14625                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        14625                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         4879                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         4879                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    137814634                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    137814634                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.025787                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.001479                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 28246.491904                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28246.491904                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3049670                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       160562                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3210232                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        54195                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data         9036                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        63231                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    193741708                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    193741708                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3103865                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       169598                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3273463                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017460                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.053279                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.019316                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 21441.092076                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  3064.030428                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data         8742                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         8742                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    154367294                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    154367294                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.051545                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.002671                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17658.121025                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17658.121025                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     11375034                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     11375034                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     10103076                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     10103076                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          43.489518                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         167565704                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs         7881830                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           21.259746                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956613118                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    37.714501                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data     5.775017                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.589289                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.090235                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.679524                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       176438651                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      176438651                       # Number of data accesses
system.cpu17.numPwrStateTransitions               164                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   174459.444444                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  218764.151814                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         3825                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       838831                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            81                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  939529135945                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     14131215                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    342508901                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst      5996770                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      348505671                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    342508901                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst      5996770                       # number of overall hits
system.cpu17.icache.overall_hits::total     348505671                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          186                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           61                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          186                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           61                       # number of overall misses
system.cpu17.icache.overall_misses::total          247                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst     10276644                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total     10276644                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst     10276644                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total     10276644                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst    342509087                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst      5996831                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    348505918                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    342509087                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst      5996831                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    348505918                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000010                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000010                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 168469.573770                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 41605.846154                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 168469.573770                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 41605.846154                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst            6                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst            6                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           55                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      9253924                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      9253924                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      9253924                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      9253924                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 168253.163636                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 168253.163636                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 168253.163636                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 168253.163636                       # average overall mshr miss latency
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    342508901                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst      5996770                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     348505671                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          186                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           61                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst     10276644                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total     10276644                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    342509087                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst      5996831                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    348505918                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 168469.573770                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 41605.846154                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst            6                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           55                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      9253924                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      9253924                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 168253.163636                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 168253.163636                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         143.777480                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         348505912                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        1446082.622407                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958561644                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   138.532794                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst     5.244686                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.222008                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.008405                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.230413                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     13591731043                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    13591731043                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    138724162                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     14064716                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      152788878                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    138724162                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     14064716                       # number of overall hits
system.cpu17.dcache.overall_hits::total     152788878                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      7041211                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      1868736                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total      8909947                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      7041211                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      1868736                       # number of overall misses
system.cpu17.dcache.overall_misses::total      8909947                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 191380101429                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 191380101429                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 191380101429                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 191380101429                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    145765373                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     15933452                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    161698825                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    145765373                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     15933452                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    161698825                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.048305                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.117284                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.055102                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.048305                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.117284                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.055102                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 102411.523848                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 21479.375964                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 102411.523848                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 21479.375964                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs       182044                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets         4301                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           15417                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets           171                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    11.808004                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets    25.152047                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      1775320                       # number of writebacks
system.cpu17.dcache.writebacks::total         1775320                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data      1001171                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total      1001171                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data      1001171                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total      1001171                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data       867565                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total       867565                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data       867565                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total       867565                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data  92657538612                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total  92657538612                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data  92657538612                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total  92657538612                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.054449                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.005365                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.054449                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.005365                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 106801.840337                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 106801.840337                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 106801.840337                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 106801.840337                       # average overall mshr miss latency
system.cpu17.dcache.replacements              7635796                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     74153767                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data      7778139                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total      81931906                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6210317                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      1407707                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total      7618024                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 159123095598                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 159123095598                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     80364084                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data      9185846                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total     89549930                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.077277                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.153247                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.085070                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 113037.084846                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 20887.712561                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data       682607                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total       682607                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data       725100                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total       725100                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data  82596760521                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total  82596760521                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.078937                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.008097                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 113910.854394                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 113910.854394                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     64570395                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data      6286577                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     70856972                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       830894                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data       461029                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      1291923                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data  32257005831                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total  32257005831                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     65401289                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data      6747606                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     72148895                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.012705                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.068325                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.017906                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 69967.411662                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 24968.210823                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data       318564                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total       318564                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       142465                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       142465                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  10060778091                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  10060778091                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.021113                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.001975                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 70619.296606                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 70619.296606                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3139938                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       153343                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3293281                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        13785                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data        16915                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total        30700                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data    928590552                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total    928590552                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3153723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       170258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      3323981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004371                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.099349                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.009236                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 54897.460952                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 30247.249251                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data        12832                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total        12832                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data         4083                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total         4083                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data    113568162                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total    113568162                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.023981                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.001228                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 27814.881705                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27814.881705                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3088979                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       145091                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3234070                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        57855                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data         7988                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total        65843                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    170814826                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    170814826                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3146834                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       153079                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3299913                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.018385                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.052182                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.019953                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 21383.929144                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  2594.274653                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data         7694                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total         7694                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    136203723                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    136203723                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.050262                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.002332                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17702.589420                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17702.589420                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data     10119476                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total     10119476                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data      8969096                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total      8969096                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          43.645497                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         167314384                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         7870278                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           21.259018                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958574146                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    37.824783                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data     5.820715                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.591012                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.090949                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.681961                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       176192997                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      176192997                       # Number of data accesses
system.cpu10.numPwrStateTransitions               168                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   161219.771084                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  193671.610080                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4441                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       818251                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            83                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  939529885919                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     13381241                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    342370979                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst      5996766                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      348367745                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    342370979                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst      5996766                       # number of overall hits
system.cpu10.icache.overall_hits::total     348367745                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          215                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           63                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          278                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          215                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           63                       # number of overall misses
system.cpu10.icache.overall_misses::total          278                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      9708696                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9708696                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      9708696                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9708696                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    342371194                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst      5996829                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    348368023                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    342371194                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst      5996829                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    348368023                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000011                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000011                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 154106.285714                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34923.366906                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 154106.285714                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34923.366906                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    63.666667                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      8686514                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      8686514                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      8686514                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      8686514                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 155116.321429                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 155116.321429                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 155116.321429                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 155116.321429                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    342370979                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst      5996766                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     348367745                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          215                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           63                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      9708696                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9708696                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    342371194                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst      5996829                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    348368023                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 154106.285714                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34923.366906                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      8686514                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      8686514                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 155116.321429                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 155116.321429                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         165.967877                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         348368016                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             271                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1285490.833948                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944675494                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   160.872649                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst     5.095228                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.257809                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.008165                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.265974                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.434295                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     13586353168                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    13586353168                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    138941945                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     13996626                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      152938571                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    138941945                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     13996626                       # number of overall hits
system.cpu10.dcache.overall_hits::total     152938571                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      7046286                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      1841008                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      8887294                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      7046286                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      1841008                       # number of overall misses
system.cpu10.dcache.overall_misses::total      8887294                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 188753055677                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 188753055677                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 188753055677                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 188753055677                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    145988231                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     15837634                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    161825865                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    145988231                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     15837634                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    161825865                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.048266                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.116243                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.054919                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.048266                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.116243                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.054919                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 102527.015459                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 21238.529487                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 102527.015459                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 21238.529487                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       172151                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         3901                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           14934                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           171                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    11.527454                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    22.812865                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      1760024                       # number of writebacks
system.cpu10.dcache.writebacks::total         1760024                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data       983506                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       983506                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data       983506                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       983506                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data       857502                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       857502                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data       857502                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       857502                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data  91804135993                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  91804135993                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data  91804135993                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  91804135993                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.054143                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.005299                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.054143                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.005299                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 107059.967199                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 107059.967199                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 107059.967199                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 107059.967199                       # average overall mshr miss latency
system.cpu10.dcache.replacements              7642680                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     74322727                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data      7712273                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      82035000                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      6214856                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      1396865                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      7611721                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 157766948848                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 157766948848                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     80537583                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data      9109138                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     89646721                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.077167                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.153348                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.084908                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 112943.590718                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 20726.843358                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data       677453                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       677453                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data       719412                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       719412                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data  81863449289                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  81863449289                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.078977                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.008025                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 113792.165392                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 113792.165392                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     64619218                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data      6284353                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     70903571                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       831430                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       444143                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1275573                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  30986106829                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  30986106829                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     65450648                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data      6728496                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     72179144                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.012703                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.066009                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.017672                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 69766.059195                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 24291.911815                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data       306053                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       306053                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       138090                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       138090                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data   9940686704                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   9940686704                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.020523                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.001913                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 71987.013571                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 71987.013571                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3105470                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       159686                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3265156                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        12446                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        18398                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        30844                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   1069457950                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   1069457950                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3117916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       178084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3296000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.003992                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.103311                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.009358                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 58129.033047                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 34673.127675                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        13715                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        13715                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         4683                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         4683                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    130002340                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    130002340                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.026297                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.001421                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 27760.482597                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27760.482597                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3058147                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       150501                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3208648                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        53579                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data         8699                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        62278                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    186333380                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    186333380                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3111726                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       159200                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3270926                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017218                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.054642                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.019040                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 21420.091965                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  2991.961527                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data         8389                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total         8389                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    148519540                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    148519540                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.052695                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.002565                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17704.081535                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17704.081535                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     10989258                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     10989258                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      9749122                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      9749122                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          45.128516                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         167401700                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         7867708                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.277061                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944687996                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    39.340403                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data     5.788113                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.614694                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.090439                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.705133                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       176260499                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      176260499                       # Number of data accesses
system.cpu11.numPwrStateTransitions               114                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           56                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   211086.785714                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  224153.225906                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           56    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4368                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       676483                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            56                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  939531446300                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     11820860                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    342349979                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst      6015339                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      348365318                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    342349979                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst      6015339                       # number of overall hits
system.cpu11.icache.overall_hits::total     348365318                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          188                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           71                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          259                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          188                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           71                       # number of overall misses
system.cpu11.icache.overall_misses::total          259                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst     11146426                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     11146426                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst     11146426                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     11146426                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    342350167                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst      6015410                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    348365577                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    342350167                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst      6015410                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    348365577                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000012                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000012                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 156991.915493                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 43036.393822                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 156991.915493                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 43036.393822                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            6                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            6                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           65                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           65                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst     10265526                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     10265526                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst     10265526                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     10265526                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 157931.169231                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 157931.169231                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 157931.169231                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 157931.169231                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    342349979                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst      6015339                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     348365318                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          188                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           71                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          259                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst     11146426                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     11146426                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    342350167                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst      6015410                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    348365577                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 156991.915493                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 43036.393822                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            6                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           65                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst     10265526                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     10265526                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 157931.169231                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 157931.169231                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         145.595120                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         348365571                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             253                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1376939.015810                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946832982                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   139.398764                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst     6.196356                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.223395                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.009930                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.233326                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.405449                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     13586257756                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    13586257756                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    138986170                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     14022499                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      153008669                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    138986170                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     14022499                       # number of overall hits
system.cpu11.dcache.overall_hits::total     153008669                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      7040304                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      1860533                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      8900837                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      7040304                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      1860533                       # number of overall misses
system.cpu11.dcache.overall_misses::total      8900837                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 189026842333                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 189026842333                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 189026842333                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 189026842333                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    146026474                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     15883032                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    161909506                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    146026474                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     15883032                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    161909506                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.048213                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.117140                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.054974                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.048213                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.117140                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.054974                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 101598.220689                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 21236.973819                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 101598.220689                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 21236.973819                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       182192                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets         4358                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           16044                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           181                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    11.355772                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    24.077348                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      1761297                       # number of writebacks
system.cpu11.dcache.writebacks::total         1761297                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data       994917                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       994917                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data       994917                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       994917                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data       865616                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       865616                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data       865616                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       865616                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data  92085894551                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  92085894551                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data  92085894551                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  92085894551                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.054499                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.005346                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.054499                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.005346                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 106381.922875                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 106381.922875                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 106381.922875                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 106381.922875                       # average overall mshr miss latency
system.cpu11.dcache.replacements              7647432                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     74359082                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data      7738595                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      82097677                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      6209083                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      1403098                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      7612181                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 157935086160                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 157935086160                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     80568165                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data      9141693                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     89709858                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.077066                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.153483                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.084853                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 112561.692882                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 20747.678774                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data       678664                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       678664                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data       724434                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       724434                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data  82306490403                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  82306490403                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.079245                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.008075                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 113614.891630                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 113614.891630                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     64627088                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data      6283904                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     70910992                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       831221                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       457435                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1288656                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  31091756173                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  31091756173                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     65458309                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data      6741339                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     72199648                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.012698                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.067855                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.017849                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 67969.779691                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 24127.273821                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data       316253                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       316253                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       141182                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       141182                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data   9779404148                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   9779404148                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.020943                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.001955                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 69268.066382                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69268.066382                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3100395                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       161490                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3261885                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        12272                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        18026                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        30298                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   1018802518                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   1018802518                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3112667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       179516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      3292183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.003943                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.100414                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.009203                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 56518.502053                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 33626.065021                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        13471                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        13471                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         4555                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         4555                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    130592104                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    130592104                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.025374                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.001384                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 28670.055763                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28670.055763                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3053870                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       152988                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3206858                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        52665                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data         8499                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        61164                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    180727126                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    180727126                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3106535                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       161487                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3268022                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.016953                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.052630                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.018716                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 21264.516531                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  2954.795730                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data         8163                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total         8163                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    143912925                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    143912925                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.050549                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17629.906284                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17629.906284                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     10690996                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     10690996                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      9480610                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      9480610                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          43.506459                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         167467370                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         7870318                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           21.278349                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946845484                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    37.698281                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data     5.808178                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.589036                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.090753                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.679788                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       176340029                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      176340029                       # Number of data accesses
system.cpu12.numPwrStateTransitions               128                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           63                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   157685.746032                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  211203.875553                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         4230                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       788479                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            63                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  939533332958                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      9934202                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    342395136                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst      6044685                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      348439821                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    342395136                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst      6044685                       # number of overall hits
system.cpu12.icache.overall_hits::total     348439821                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          186                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           72                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          258                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          186                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           72                       # number of overall misses
system.cpu12.icache.overall_misses::total          258                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     11373248                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     11373248                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     11373248                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     11373248                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    342395322                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst      6044757                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    348440079                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    342395322                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst      6044757                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    348440079                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000012                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000012                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 157961.777778                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 44082.356589                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 157961.777778                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 44082.356589                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            7                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            7                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           65                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           65                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst     10393864                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     10393864                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst     10393864                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     10393864                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 159905.600000                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 159905.600000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 159905.600000                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 159905.600000                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    342395136                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst      6044685                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     348439821                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          186                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           72                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          258                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     11373248                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     11373248                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    342395322                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst      6044757                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    348440079                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 157961.777778                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 44082.356589                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            7                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           65                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst     10393864                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     10393864                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 159905.600000                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 159905.600000                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         144.449730                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         348440072                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             251                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1388207.458167                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948756504                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   138.595668                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst     5.854062                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.222108                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.009382                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.231490                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.402244                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     13589163332                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    13589163332                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    138952681                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     14079356                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      153032037                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    138952681                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     14079356                       # number of overall hits
system.cpu12.dcache.overall_hits::total     153032037                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      7054193                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      1866172                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      8920365                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      7054193                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      1866172                       # number of overall misses
system.cpu12.dcache.overall_misses::total      8920365                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 189189991896                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 189189991896                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 189189991896                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 189189991896                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    146006874                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     15945528                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    161952402                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    146006874                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     15945528                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    161952402                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.048314                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.117034                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.055080                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.048314                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.117034                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.055080                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 101378.646714                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 21208.772499                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 101378.646714                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 21208.772499                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       180874                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets         4112                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           16078                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           141                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    11.249782                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    29.163121                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      1774205                       # number of writebacks
system.cpu12.dcache.writebacks::total         1774205                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data       998430                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       998430                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data       998430                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       998430                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data       867742                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       867742                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data       867742                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       867742                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data  92043744140                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  92043744140                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data  92043744140                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  92043744140                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.054419                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.005358                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.054419                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.005358                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 106072.708409                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 106072.708409                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 106072.708409                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 106072.708409                       # average overall mshr miss latency
system.cpu12.dcache.replacements              7657368                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     74325381                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data      7776096                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      82101477                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      6218083                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      1403819                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      7621902                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 157181794840                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 157181794840                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     80543464                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data      9179915                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     89723379                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.077202                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.152923                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.084949                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 111967.279856                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 20622.384654                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data       678431                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       678431                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data       725388                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       725388                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data  82125212924                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  82125212924                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.079019                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.008085                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 113215.565910                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 113215.565910                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     64627300                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data      6303260                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     70930560                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       836110                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       462353                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1298463                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  32008197056                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  32008197056                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     65463410                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data      6765613                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     72229023                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.012772                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.068339                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.017977                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 69228.916123                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 24650.834915                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data       319999                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       319999                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       142354                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       142354                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data   9918531216                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   9918531216                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.021041                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.001971                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 69675.114264                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 69675.114264                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3110220                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       162259                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3272479                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        13158                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        17968                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        31126                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data    899227916                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total    899227916                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3123378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       180227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3303605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004213                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.099696                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.009422                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 50046.077248                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 28889.928548                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        13573                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        13573                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         4395                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         4395                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    123199298                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    123199298                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.024386                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.001330                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 28031.694653                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28031.694653                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3062008                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       153824                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3215832                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        54906                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data         8512                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        63418                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    181504036                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    181504036                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3116914                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       162336                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3279250                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.017616                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.052434                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.019339                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 21323.312500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  2862.027122                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data         8190                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total         8190                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    144714480                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    144714480                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.050451                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.002498                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17669.655678                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17669.655678                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     11416112                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     11416112                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     10127042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     10127042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          43.967988                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         167529364                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         7885047                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.246464                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948769006                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    38.178272                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data     5.789716                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.596535                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.090464                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.687000                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       176420304                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      176420304                       # Number of data accesses
system.cpu13.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   165710.846154                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  229909.686871                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4274                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       759346                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  939530341714                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     12925446                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    342479261                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst      6027717                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      348506978                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    342479261                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst      6027717                       # number of overall hits
system.cpu13.icache.overall_hits::total     348506978                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          186                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           53                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          239                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          186                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           53                       # number of overall misses
system.cpu13.icache.overall_misses::total          239                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      9292558                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9292558                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      9292558                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9292558                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    342479447                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst      6027770                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    348507217                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    342479447                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst      6027770                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    348507217                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000009                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000009                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 175331.283019                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 38880.995816                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 175331.283019                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 38880.995816                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            5                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           48                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           48                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8545546                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8545546                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8545546                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8545546                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 178032.208333                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 178032.208333                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 178032.208333                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 178032.208333                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    342479261                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst      6027717                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     348506978                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          186                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           53                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      9292558                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9292558                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    342479447                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst      6027770                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    348507217                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 175331.283019                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 38880.995816                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           48                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8545546                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8545546                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 178032.208333                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 178032.208333                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         143.079021                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         348507212                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             234                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1489347.059829                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950717532                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   138.543868                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst     4.535153                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.222025                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.007268                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.229293                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     13591781697                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    13591781697                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    138731433                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     14078127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      152809560                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    138731433                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     14078127                       # number of overall hits
system.cpu13.dcache.overall_hits::total     152809560                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      7037502                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      1866166                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      8903668                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      7037502                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      1866166                       # number of overall misses
system.cpu13.dcache.overall_misses::total      8903668                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 190097962975                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 190097962975                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 190097962975                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 190097962975                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    145768935                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     15944293                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    161713228                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    145768935                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     15944293                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    161713228                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.048278                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.117043                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.055058                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.048278                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.117043                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.055058                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 101865.516238                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 21350.522389                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 101865.516238                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 21350.522389                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       178889                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets         4117                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           15297                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           186                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    11.694385                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    22.134409                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      1772544                       # number of writebacks
system.cpu13.dcache.writebacks::total         1772544                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data       999055                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       999055                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data       999055                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       999055                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data       867111                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       867111                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data       867111                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       867111                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data  92080205666                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  92080205666                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data  92080205666                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  92080205666                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.054384                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.054384                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 106191.947359                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 106191.947359                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 106191.947359                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 106191.947359                       # average overall mshr miss latency
system.cpu13.dcache.replacements              7635381                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     74169661                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data      7766228                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      81935889                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      6208372                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      1410641                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      7619013                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 158248058564                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 158248058564                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     80378033                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data      9176869                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     89554902                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.077240                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.153717                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.085076                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 112181.666749                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 20770.152061                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data       684893                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       684893                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data       725748                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       725748                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data  82110613560                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  82110613560                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.079084                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.008104                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 113139.290167                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 113139.290167                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     64561772                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data      6311899                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     70873671                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       829130                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       455525                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1284655                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  31849904411                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  31849904411                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     65390902                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data      6767424                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     72158326                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.012680                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.067311                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.017803                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 69919.114014                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 24792.574202                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data       314162                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       314162                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       141363                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       141363                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data   9969592106                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   9969592106                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.020889                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.001959                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 70524.763241                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 70524.763241                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3133095                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       160167                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3293262                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13257                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        18220                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        31477                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data    906979728                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total    906979728                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3146352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       178387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      3324739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004213                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.102137                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.009468                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 49779.348408                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 28814.046065                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        13529                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        13529                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         4691                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         4691                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    130321994                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    130321994                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.026297                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.001411                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 27781.282029                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27781.282029                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3083969                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       151155                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3235124                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        55618                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data         8740                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        64358                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    186015472                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    186015472                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3139587                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       159895                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3299482                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017715                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.054661                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.019505                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 21283.234783                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  2890.324000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data         8418                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total         8418                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    148120564                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    148120564                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.052647                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17595.695415                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17595.695415                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     12693102                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     12693102                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data     11299440                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total     11299440                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          43.909351                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         167330930                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         7867538                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           21.268525                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950730034                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    38.105364                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data     5.803988                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.595396                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.090687                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.686084                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       176204987                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      176204987                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  939543267160                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   1936812903                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst     40758760                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     1977571663                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   1936812903                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst     40758760                       # number of overall hits
system.cpu18.icache.overall_hits::total    1977571663                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          811                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           62                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          873                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          811                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           62                       # number of overall misses
system.cpu18.icache.overall_misses::total          873                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     23200212                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     23200212                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     23200212                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     23200212                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   1936813714                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst     40758822                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   1977572536                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   1936813714                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst     40758822                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   1977572536                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000002                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000002                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 374196.967742                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 26575.271478                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 374196.967742                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 26575.271478                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs         4026                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs   335.500000                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu18.icache.writebacks::total             221                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           28                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           28                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           34                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           34                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst     11236482                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total     11236482                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst     11236482                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total     11236482                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 330484.764706                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 330484.764706                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 330484.764706                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 330484.764706                       # average overall mshr miss latency
system.cpu18.icache.replacements                  221                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   1936812903                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst     40758760                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    1977571663                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          811                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           62                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          873                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     23200212                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     23200212                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   1936813714                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst     40758822                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   1977572536                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 374196.967742                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 26575.271478                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           28                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           34                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst     11236482                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total     11236482                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 330484.764706                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 330484.764706                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.454191                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        1977572508                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             845                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2340322.494675                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   620.224467                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst     3.229724                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.993949                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.005176                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999125                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     77125329749                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    77125329749                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    789628098                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    134191415                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total      923819513                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    789628098                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    134191415                       # number of overall hits
system.cpu18.dcache.overall_hits::total     923819513                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      8843303                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data      2306366                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     11149669                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      8843303                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data      2306366                       # number of overall misses
system.cpu18.dcache.overall_misses::total     11149669                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data  21655258691                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total  21655258691                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data  21655258691                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total  21655258691                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    798471401                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    136497781                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total    934969182                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    798471401                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    136497781                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total    934969182                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.011075                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.016897                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.011925                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.011075                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.016897                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data  9389.341800                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total  1942.233325                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data  9389.341800                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total  1942.233325                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    21.750000                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      8488122                       # number of writebacks
system.cpu18.dcache.writebacks::total         8488122                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data      1297089                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total      1297089                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data      1297089                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total      1297089                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      1009277                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      1009277                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      1009277                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      1009277                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data  10189859955                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total  10189859955                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data  10189859955                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total  10189859955                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.007394                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.001079                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.007394                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.001079                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 10096.197531                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 10096.197531                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 10096.197531                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 10096.197531                       # average overall mshr miss latency
system.cpu18.dcache.replacements              9853783                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    411733477                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data     68483968                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     480217445                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      4866752                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data      2306232                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total      7172984                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data  21653707869                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total  21653707869                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    416600229                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data     70790200                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    487390429                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.011682                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.032578                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.014717                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data  9389.214905                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total  3018.786584                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data      1296979                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total      1296979                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      1009253                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      1009253                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data  10189608087                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total  10189608087                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.014257                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.002071                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 10096.188059                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 10096.188059                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    377894621                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data     65707447                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    443602068                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data      3976551                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data          134                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total      3976685                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data      1550822                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total      1550822                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    381871172                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data     65707581                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    447578753                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.010413                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000002                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.008885                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 11573.298507                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total     0.389979                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data          110                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data           24                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data       251868                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total       251868                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 10494.500000                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 10494.500000                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     23258720                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data      4701946                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     27960666                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data         1443                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data           16                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total         1459                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data       190986                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       190986                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     23260163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data      4701962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     27962125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000062                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000052                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 11936.625000                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total   130.901988                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data           16                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data       177642                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       177642                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 11102.625000                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11102.625000                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     23260163                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data      4701936                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     27962099                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     23260163                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data      4701936                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     27962099                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.998693                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs         989596317                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs         9854039                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          100.425452                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   236.338345                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data    19.660348                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.923197                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.076798                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     31718443031                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    31718443031                       # Number of data accesses
system.cpu19.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu19.pwrStateResidencyTicks::ON  939543267160                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst   2002099691                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::.switch_cpus19.inst     28989283                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total     2031088974                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst   2002099691                       # number of overall hits
system.cpu19.icache.overall_hits::.switch_cpus19.inst     28989283                       # number of overall hits
system.cpu19.icache.overall_hits::total    2031088974                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst          793                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::.switch_cpus19.inst           56                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total          849                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst          793                       # number of overall misses
system.cpu19.icache.overall_misses::.switch_cpus19.inst           56                       # number of overall misses
system.cpu19.icache.overall_misses::total          849                       # number of overall misses
system.cpu19.icache.demand_miss_latency::.switch_cpus19.inst     11908686                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total     11908686                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::.switch_cpus19.inst     11908686                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total     11908686                       # number of overall miss cycles
system.cpu19.icache.demand_accesses::.cpu19.inst   2002100484                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::.switch_cpus19.inst     28989339                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total   2031089823                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst   2002100484                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::.switch_cpus19.inst     28989339                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total   2031089823                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::.switch_cpus19.inst     0.000002                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::.switch_cpus19.inst     0.000002                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu19.icache.demand_avg_miss_latency::.switch_cpus19.inst 212655.107143                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 14026.720848                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::.switch_cpus19.inst 212655.107143                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 14026.720848                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs          791                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          113                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu19.icache.writebacks::total             205                       # number of writebacks
system.cpu19.icache.demand_mshr_hits::.switch_cpus19.inst           20                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::.switch_cpus19.inst           20                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu19.icache.demand_mshr_misses::.switch_cpus19.inst           36                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::.switch_cpus19.inst           36                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu19.icache.demand_mshr_miss_latency::.switch_cpus19.inst      7878798                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      7878798                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::.switch_cpus19.inst      7878798                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      7878798                       # number of overall MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_rate::.switch_cpus19.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::.switch_cpus19.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.demand_avg_mshr_miss_latency::.switch_cpus19.inst 218855.500000                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 218855.500000                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::.switch_cpus19.inst 218855.500000                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 218855.500000                       # average overall mshr miss latency
system.cpu19.icache.replacements                  205                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst   2002099691                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::.switch_cpus19.inst     28989283                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total    2031088974                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst          793                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::.switch_cpus19.inst           56                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total          849                       # number of ReadReq misses
system.cpu19.icache.ReadReq_miss_latency::.switch_cpus19.inst     11908686                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total     11908686                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_accesses::.cpu19.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::.switch_cpus19.inst     28989339                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total   2031089823                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::.switch_cpus19.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_miss_latency::.switch_cpus19.inst 212655.107143                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 14026.720848                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_mshr_hits::.switch_cpus19.inst           20                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::.switch_cpus19.inst           36                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::.switch_cpus19.inst      7878798                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      7878798                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::.switch_cpus19.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.inst 218855.500000                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 218855.500000                       # average ReadReq mshr miss latency
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         623.622460                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs        2031089803                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs             829                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs        2450048.013269                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   620.428019                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_blocks::.switch_cpus19.inst     3.194441                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.994276                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::.switch_cpus19.inst     0.005119                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.999395                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses     79212503926                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses    79212503926                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data    721698507                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::.switch_cpus19.data    109427255                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total      831125762                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data    721698507                       # number of overall hits
system.cpu19.dcache.overall_hits::.switch_cpus19.data    109427255                       # number of overall hits
system.cpu19.dcache.overall_hits::total     831125762                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data      7526808                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::.switch_cpus19.data      2323379                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total      9850187                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data      7526808                       # number of overall misses
system.cpu19.dcache.overall_misses::.switch_cpus19.data      2323379                       # number of overall misses
system.cpu19.dcache.overall_misses::total      9850187                       # number of overall misses
system.cpu19.dcache.demand_miss_latency::.switch_cpus19.data  23966905698                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total  23966905698                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::.switch_cpus19.data  23966905698                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total  23966905698                       # number of overall miss cycles
system.cpu19.dcache.demand_accesses::.cpu19.data    729225315                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::.switch_cpus19.data    111750634                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total    840975949                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data    729225315                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::.switch_cpus19.data    111750634                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total    840975949                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.010322                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::.switch_cpus19.data     0.020791                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.011713                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.010322                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::.switch_cpus19.data     0.020791                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.011713                       # miss rate for overall accesses
system.cpu19.dcache.demand_avg_miss_latency::.switch_cpus19.data 10315.538575                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total  2433.142203                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::.switch_cpus19.data 10315.538575                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total  2433.142203                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets       196112                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets         30692                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets     6.389678                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks      5698917                       # number of writebacks
system.cpu19.dcache.writebacks::total         5698917                       # number of writebacks
system.cpu19.dcache.demand_mshr_hits::.switch_cpus19.data      1611196                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total      1611196                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::.switch_cpus19.data      1611196                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total      1611196                       # number of overall MSHR hits
system.cpu19.dcache.demand_mshr_misses::.switch_cpus19.data       712183                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total       712183                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::.switch_cpus19.data       712183                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total       712183                       # number of overall MSHR misses
system.cpu19.dcache.demand_mshr_miss_latency::.switch_cpus19.data   7165992378                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total   7165992378                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::.switch_cpus19.data   7165992378                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total   7165992378                       # number of overall MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_rate::.switch_cpus19.data     0.006373                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.000847                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::.switch_cpus19.data     0.006373                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.000847                       # mshr miss rate for overall accesses
system.cpu19.dcache.demand_avg_mshr_miss_latency::.switch_cpus19.data 10062.009874                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 10062.009874                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::.switch_cpus19.data 10062.009874                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 10062.009874                       # average overall mshr miss latency
system.cpu19.dcache.replacements              8238787                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data    442209166                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::.switch_cpus19.data     68054340                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total     510263506                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data      3811774                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::.switch_cpus19.data      2291561                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total      6103335                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_miss_latency::.switch_cpus19.data  23580021855                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total  23580021855                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_accesses::.cpu19.data    446020940                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::.switch_cpus19.data     70345901                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total    516366841                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.008546                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::.switch_cpus19.data     0.032576                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.011820                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::.switch_cpus19.data 10289.938542                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total  3863.465115                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_mshr_hits::.switch_cpus19.data      1579396                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total      1579396                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::.switch_cpus19.data       712165                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total       712165                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::.switch_cpus19.data   7165810149                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total   7165810149                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::.switch_cpus19.data     0.010124                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.001379                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.data 10062.008311                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 10062.008311                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_hits::.cpu19.data    279489341                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::.switch_cpus19.data     41372915                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total    320862256                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data      3715034                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::.switch_cpus19.data        31818                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total      3746852                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_miss_latency::.switch_cpus19.data    386883843                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total    386883843                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_accesses::.cpu19.data    283204375                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::.switch_cpus19.data     41404733                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total    324609108                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.013118                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::.switch_cpus19.data     0.000768                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.011543                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_miss_latency::.switch_cpus19.data 12159.275976                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total   103.255705                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_mshr_hits::.switch_cpus19.data        31800                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total        31800                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_misses::.switch_cpus19.data           18                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_miss_latency::.switch_cpus19.data       182229                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total       182229                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_rate::.switch_cpus19.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus19.data 10123.833333                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 10123.833333                       # average WriteReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data     20101442                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::.switch_cpus19.data      3410141                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total     23511583                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data           46                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::.switch_cpus19.data           12                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_miss_latency::.switch_cpus19.data       325260                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       325260                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data     20101488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::.switch_cpus19.data      3410153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total     23511641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::.switch_cpus19.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus19.data        27105                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total  5607.931034                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_mshr_hits::.switch_cpus19.data            6                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_misses::.switch_cpus19.data            6                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus19.data        60048                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total        60048                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus19.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus19.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data     20101488                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::.switch_cpus19.data      3410136                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total     23511624                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data     20101488                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::.switch_cpus19.data      3410136                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total     23511624                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         255.998678                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs         886388012                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs         8239043                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs          107.583856                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   236.146125                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_blocks::.switch_cpus19.data    19.852553                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.922446                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::.switch_cpus19.data     0.077549                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses     28424213891                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses    28424213891                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 216285.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 198481.767587                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        13424                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       607241                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON  86179945301                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      2162853                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 953579984104                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 161738.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 191667.715685                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        30684                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       523551                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON  59847308911                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED       970433                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 979913812914                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 217632.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 185818.472601                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        46135                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       478224                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON  74514862892                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      1305796                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 965245923570                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 111940.076923                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 108038.648882                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        14906                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       384519                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON  74210471939                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      1455221                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 965550165098                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 319205.777778                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 152100.406052                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value       112862                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       540695                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON  68530417300                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      2872852                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 971228802106                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 187890.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 126152.178300                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        54107                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       460090                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON  87278579956                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      1878906                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 952481633396                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 291731.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 187172.498535                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        81232                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       575112                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON  65446769491                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      1750391                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 974313572376                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1786                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          893                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 242239.662934                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 97258.208009                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          893    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        52869                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       771059                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          893                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON  99626741832                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    216320019                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 939919030407                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 147470.428571                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 202162.536465                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        30252                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       576500                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON  68715303213                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      1032293                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 971045756752                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 303518.181818                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 219364.226940                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        25085                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       610323                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON  85822957176                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      3338700                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 953935796382                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 423810.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 200652.267738                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value       150756                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       588349                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON  91489819424                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      1695242                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 948270577592                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 235981.571429                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 251084.334468                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        26461                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       713029                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON  86352778493                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      1651871                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 953407661894                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 254325.769231                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 208960.850384                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        27919                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value       644132                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON  93236670283                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      3306235                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 946522115740                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 226221.125000                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 235875.311878                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        25329                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       670407                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON  99032856251                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      1809769                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 940727426238                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.pwrStateResidencyTicks::OFF 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                156                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           77                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    180594.064935                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   214794.043022                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           77    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4293                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       826344                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             77                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   939529361417                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED     13905743                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    342474737                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst      6026596                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       348501333                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    342474737                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst      6026596                       # number of overall hits
system.cpu8.icache.overall_hits::total      348501333                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          189                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           61                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           250                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          189                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           61                       # number of overall misses
system.cpu8.icache.overall_misses::total          250                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst      9292558                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total      9292558                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst      9292558                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total      9292558                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    342474926                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst      6026657                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    348501583                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    342474926                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst      6026657                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    348501583                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000010                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000010                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 152337.016393                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 37170.232000                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 152337.016393                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 37170.232000                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            7                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           54                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      8260252                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      8260252                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      8260252                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      8260252                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 152967.629630                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 152967.629630                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 152967.629630                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 152967.629630                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    342474737                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst      6026596                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      348501333                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          189                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           61                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst      9292558                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total      9292558                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    342474926                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst      6026657                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    348501583                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 152337.016393                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 37170.232000                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      8260252                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      8260252                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 152967.629630                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 152967.629630                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          145.045609                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          348501576                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              243                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1434162.864198                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940753438                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   139.853205                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst     5.192404                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.224124                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.008321                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.232445                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      13591561980                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     13591561980                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    138764400                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     14080303                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       152844703                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    138764400                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     14080303                       # number of overall hits
system.cpu8.dcache.overall_hits::total      152844703                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      7041227                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      1846904                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       8888131                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      7041227                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      1846904                       # number of overall misses
system.cpu8.dcache.overall_misses::total      8888131                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 190011159681                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 190011159681                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 190011159681                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 190011159681                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    145805627                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     15927207                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    161732834                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    145805627                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     15927207                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    161732834                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.048292                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.115959                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.054956                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.048292                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.115959                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.054956                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 102880.907552                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 21378.078213                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 102880.907552                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 21378.078213                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs       179445                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets         5720                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            15677                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            166                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    11.446386                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    34.457831                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      1769695                       # number of writebacks
system.cpu8.dcache.writebacks::total          1769695                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data       983868                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       983868                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data       983868                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       983868                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data       863036                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       863036                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data       863036                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       863036                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data  91965958750                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total  91965958750                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data  91965958750                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total  91965958750                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.054186                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.005336                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.054186                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.005336                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 106560.976309                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 106560.976309                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 106560.976309                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 106560.976309                       # average overall mshr miss latency
system.cpu8.dcache.replacements               7635004                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     74185678                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data      7762662                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total       81948340                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      6211138                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      1401924                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total      7613062                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 158066988944                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 158066988944                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     80396816                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data      9164586                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total     89561402                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.077256                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.152972                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.085004                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 112750.041332                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 20762.603660                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data       677788                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       677788                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data       724136                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       724136                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data  82017472975                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total  82017472975                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.079015                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.008085                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 113262.526618                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 113262.526618                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     64578722                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data      6317641                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      70896363                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       830089                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       444980                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      1275069                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  31944170737                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  31944170737                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     65408811                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data      6762621                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     72171432                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.012691                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.065800                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.017667                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 71787.879763                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 25052.895755                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data       306080                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total       306080                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       138900                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       138900                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data   9948485775                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   9948485775                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.020539                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.001925                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 71623.367711                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 71623.367711                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3130788                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       161926                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3292714                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13275                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        17755                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        31030                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data    912756296                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total    912756296                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3144063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       179681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      3323744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004222                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.098814                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.009336                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 51408.408674                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 29415.285079                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        13352                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        13352                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         4403                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         4403                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    120606136                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    120606136                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.024505                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 27391.809221                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27391.809221                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3081463                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       152972                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3234435                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        55901                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data         8403                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        64304                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    180332420                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    180332420                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3137364                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       161375                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3298739                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.017818                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.052071                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.019494                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 21460.480781                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  2804.373289                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data         8093                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         8093                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    143852453                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    143852453                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.050150                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17774.923143                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17774.923143                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     10074826                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     10074826                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      8944284                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      8944284                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           43.454113                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          167363904                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs          7866877                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            21.274504                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940765940                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    37.640209                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data     5.813905                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.588128                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.090842                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.678971                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        176222194                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       176222194                       # Number of data accesses
system.cpu9.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    167233.183099                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   204189.901697                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5484                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       787421                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   939531393604                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     11873556                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    342387801                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst      6038587                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       348426388                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    342387801                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst      6038587                       # number of overall hits
system.cpu9.icache.overall_hits::total      348426388                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          190                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           57                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           247                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          190                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           57                       # number of overall misses
system.cpu9.icache.overall_misses::total          247                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst      9022872                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total      9022872                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst      9022872                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total      9022872                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    342387991                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst      6038644                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    348426635                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    342387991                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst      6038644                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    348426635                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000009                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000009                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst       158296                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 36529.846154                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst       158296                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 36529.846154                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            6                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            6                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           51                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           51                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      8064498                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      8064498                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      8064498                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      8064498                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 158127.411765                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 158127.411765                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 158127.411765                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 158127.411765                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    342387801                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst      6038587                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      348426388                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          190                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           57                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst      9022872                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total      9022872                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    342387991                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst      6038644                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    348426635                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst       158296                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 36529.846154                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            6                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           51                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      8064498                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      8064498                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 158127.411765                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 158127.411765                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          145.761208                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          348426629                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              241                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1445753.647303                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942714466                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   141.008560                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst     4.752647                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.225975                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.007616                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.233592                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      13588639006                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     13588639006                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    138904742                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     14068791                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       152973533                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    138904742                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     14068791                       # number of overall hits
system.cpu9.dcache.overall_hits::total      152973533                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      7026284                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      1844334                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total       8870618                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      7026284                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      1844334                       # number of overall misses
system.cpu9.dcache.overall_misses::total      8870618                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 187740240626                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 187740240626                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 187740240626                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 187740240626                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    145931026                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     15913125                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    161844151                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    145931026                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     15913125                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    161844151                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.048148                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.115900                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.054810                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.048148                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.115900                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.054810                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 101792.972762                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 21164.279718                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 101792.972762                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 21164.279718                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs       175496                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         3731                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            15910                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            170                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    11.030547                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    21.947059                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      1756212                       # number of writebacks
system.cpu9.dcache.writebacks::total          1756212                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data       984364                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total       984364                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data       984364                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total       984364                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data       859970                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total       859970                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data       859970                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total       859970                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data  91421110921                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total  91421110921                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data  91421110921                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total  91421110921                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.054042                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.005314                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.054042                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.005314                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 106307.325745                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 106307.325745                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 106307.325745                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 106307.325745                       # average overall mshr miss latency
system.cpu9.dcache.replacements               7625293                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     74294819                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data      7741478                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total       82036297                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      6199485                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      1399015                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total      7598500                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 157406509734                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 157406509734                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     80494304                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data      9140493                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total     89634797                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.077018                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.153057                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.084772                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 112512.381736                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 20715.471440                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data       677202                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total       677202                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data       721813                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total       721813                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data  81814495084                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total  81814495084                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.078969                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.008053                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 113345.832070                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 113345.832070                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     64609923                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data      6327313                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      70937236                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       826799                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       445319                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      1272118                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  30333730892                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  30333730892                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     65436722                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data      6772632                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     72209354                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.012635                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.065753                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.017617                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 68116.857561                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 23845.060672                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data       307162                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total       307162                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       138157                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       138157                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data   9606615837                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total   9606615837                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.020399                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.001913                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 69534.050660                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 69534.050660                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3111097                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       167497                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3278594                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        12416                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        18033                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        30449                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data    990892652                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total    990892652                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3123513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       185530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      3309043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.003975                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.097197                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.009202                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 54948.852215                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 32542.699333                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        13797                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        13797                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         4236                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         4236                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    119770112                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    119770112                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.022832                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.001280                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 28274.341832                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28274.341832                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3064023                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       158844                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3222867                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        53296                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data         8456                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        61752                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    181195058                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    181195058                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3117319                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       167300                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3284619                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017097                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.050544                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.018800                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 21427.986991                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  2934.237887                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data         8159                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total         8159                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    144310270                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    144310270                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.048769                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.002484                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17687.249663                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17687.249663                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     10432026                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     10432026                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      9256942                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      9256942                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           43.472693                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          167445535                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs          7850104                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            21.330359                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942726968                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    37.682428                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data     5.790265                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.588788                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.090473                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.679261                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        176287917                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       176287917                       # Number of data accesses
system.cpu6.numPwrStateTransitions                158                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    199410.474359                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   223868.085594                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         3867                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       840980                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   939527713143                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     15554017                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    342395052                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst      6102911                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       348497963                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    342395052                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst      6102911                       # number of overall hits
system.cpu6.icache.overall_hits::total      348497963                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          216                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           66                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           282                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          216                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           66                       # number of overall misses
system.cpu6.icache.overall_misses::total          282                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst     10739218                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     10739218                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst     10739218                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     10739218                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    342395268                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst      6102977                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    348498245                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    342395268                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst      6102977                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    348498245                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000011                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000011                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 162715.424242                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 38082.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 162715.424242                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 38082.333333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    44.333333                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           58                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           58                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      9448928                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      9448928                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      9448928                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      9448928                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 162912.551724                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162912.551724                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 162912.551724                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162912.551724                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    342395052                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst      6102911                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      348497963                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          216                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           66                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst     10739218                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     10739218                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    342395268                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst      6102977                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    348498245                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 162715.424242                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 38082.333333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           58                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      9448928                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      9448928                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 162912.551724                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162912.551724                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          166.746236                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          348498237                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1271891.375912                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936668856                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   161.379773                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst     5.366463                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.258621                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.008600                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.267222                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.439103                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      13591431829                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     13591431829                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    138958604                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     14112932                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       153071536                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    138958604                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     14112932                       # number of overall hits
system.cpu6.dcache.overall_hits::total      153071536                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      7052778                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      1858528                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       8911306                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      7052778                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      1858528                       # number of overall misses
system.cpu6.dcache.overall_misses::total      8911306                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 187111552221                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 187111552221                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 187111552221                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 187111552221                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    146011382                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     15971460                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    161982842                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    146011382                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     15971460                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    161982842                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.048303                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.116366                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.055014                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.048303                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.116366                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.055014                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 100677.284507                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 20997.096522                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 100677.284507                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 20997.096522                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs       178858                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         3786                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            16306                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            127                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    10.968846                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    29.811024                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      1772510                       # number of writebacks
system.cpu6.dcache.writebacks::total          1772510                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data       991062                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       991062                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data       991062                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       991062                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data       867466                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       867466                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data       867466                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       867466                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data  90938793967                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  90938793967                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data  90938793967                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  90938793967                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.054314                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.005355                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.054314                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.005355                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 104832.689658                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 104832.689658                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 104832.689658                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 104832.689658                       # average overall mshr miss latency
system.cpu6.dcache.replacements               7650190                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     74330074                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data      7769850                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       82099924                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      6218083                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      1407168                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      7625251                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 156362523252                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 156362523252                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     80548157                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data      9177018                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     89725175                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.077197                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.153336                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.084985                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 111118.589431                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 20505.885413                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data       680713                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       680713                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data       726455                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       726455                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data  81330342572                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  81330342572                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.079160                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 111955.100553                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 111955.100553                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     64628530                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data      6343082                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      70971612                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       834695                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       451360                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      1286055                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  30749028969                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  30749028969                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     65463225                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data      6794442                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     72257667                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.012751                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.066431                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.017798                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 68125.285734                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 23909.575383                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data       310349                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       310349                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       141011                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       141011                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data   9608451395                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   9608451395                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.020754                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 68139.729489                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68139.729489                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3108109                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       171899                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3280008                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13212                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        20745                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        33957                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   1030947178                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   1030947178                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3121321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       192644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      3313965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004233                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.107686                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.010247                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 49696.176332                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 30360.372766                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        15246                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        15246                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         5499                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         5499                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    154121880                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    154121880                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.028545                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 28027.255865                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28027.255865                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3059818                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       162352                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3222170                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        55041                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data         9953                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        64994                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    213466292                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    213466292                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3114859                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       172305                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3287164                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.017670                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.057764                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019772                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 21447.432131                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  3284.399975                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data         9580                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         9580                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    170256863                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    170256863                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.055599                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.002914                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17772.115136                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17772.115136                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     12275178                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     12275178                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     10895514                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     10895514                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           47.484877                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          167584716                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          7883265                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            21.258288                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936681358                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    41.712238                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data     5.772639                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.651754                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.090197                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.741951                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        176467236                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       176467236                       # Number of data accesses
system.cpu7.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    144318.852941                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   207683.829831                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         5110                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       816137                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             68                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   939533453478                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      9813682                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    342318380                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst      6071074                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       348389454                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    342318380                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst      6071074                       # number of overall hits
system.cpu7.icache.overall_hits::total      348389454                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          190                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           254                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          190                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total          254                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      9990884                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9990884                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      9990884                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9990884                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    342318570                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst      6071138                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    348389708                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    342318570                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst      6071138                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    348389708                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000011                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000011                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 156107.562500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 39334.188976                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 156107.562500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 39334.188976                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           55                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           55                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      8537452                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8537452                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      8537452                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8537452                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 155226.400000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155226.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 155226.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155226.400000                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    342318380                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst      6071074                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      348389454                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          190                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      9990884                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9990884                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    342318570                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst      6071138                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    348389708                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 156107.562500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 39334.188976                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           55                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      8537452                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8537452                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 155226.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155226.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          145.796715                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          348389699                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              245                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1421998.771429                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938792410                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   140.590154                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst     5.206561                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.225305                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.008344                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.233649                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.392628                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      13587198857                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     13587198857                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    139052876                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     14125244                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       153178120                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    139052876                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     14125244                       # number of overall hits
system.cpu7.dcache.overall_hits::total      153178120                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      7044801                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      1859264                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       8904065                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      7044801                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      1859264                       # number of overall misses
system.cpu7.dcache.overall_misses::total      8904065                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 188954458596                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 188954458596                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 188954458596                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 188954458596                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    146097677                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     15984508                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    162082185                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    146097677                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     15984508                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    162082185                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.048220                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.116317                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.054935                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.048220                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.116317                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.054935                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 101628.632941                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 21221.145465                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 101628.632941                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 21221.145465                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs       183970                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets         3893                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            16404                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            166                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    11.214948                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    23.451807                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      1763965                       # number of writebacks
system.cpu7.dcache.writebacks::total          1763965                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data       992469                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       992469                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data       992469                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       992469                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data       866795                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       866795                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data       866795                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       866795                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data  91973538744                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  91973538744                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data  91973538744                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  91973538744                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.054227                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.005348                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.054227                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.005348                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 106107.601848                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 106107.601848                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 106107.601848                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 106107.601848                       # average overall mshr miss latency
system.cpu7.dcache.replacements               7654951                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     74411722                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data      7791883                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       82203605                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      6211176                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      1403699                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      7614875                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 157127867370                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 157127867370                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     80622898                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data      9195582                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     89818480                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.077040                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.152649                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.084781                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 111938.433646                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 20634.333114                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data       678391                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       678391                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data       725308                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       725308                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data  82017206550                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  82017206550                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.078876                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008075                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 113079.142309                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 113079.142309                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     64641154                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data      6333361                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      70974515                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       833625                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       455565                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1289190                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  31826591226                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  31826591226                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     65474779                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data      6788926                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     72263705                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.012732                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.067104                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017840                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 69861.800678                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 24687.277458                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data       314078                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       314078                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       141487                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       141487                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data   9956332194                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   9956332194                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.020841                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001958                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 70369.236707                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70369.236707                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3091195                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       166070                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3257265                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        12278                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        18719                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        30997                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data    922785392                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    922785392                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3103473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       184789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      3288262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.003956                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.101299                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.009427                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 49296.724825                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 29770.151692                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        13971                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        13971                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         4748                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         4748                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    132225952                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    132225952                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.025694                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.001444                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 27848.768324                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27848.768324                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3045602                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       157272                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3202874                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        51840                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data         8965                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        60805                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    191966424                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    191966424                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3097442                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       166237                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3263679                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.016736                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.053929                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.018631                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 21412.874958                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  3157.082871                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data         8659                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         8659                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    153144889                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    153144889                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.052088                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.002653                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17686.209608                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17686.209608                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     12082290                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     12082290                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     10735710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     10735710                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           43.748065                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          167634067                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          7876678                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            21.282331                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938804912                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    37.977401                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data     5.770664                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.593397                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.090167                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.683564                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        176510804                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       176510804                       # Number of data accesses
system.cpu4.numPwrStateTransitions                172                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    175214.682353                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   229661.836309                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4439                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       820724                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   939528373912                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     14893248                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    342518590                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst      6072945                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       348591535                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    342518590                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst      6072945                       # number of overall hits
system.cpu4.icache.overall_hits::total      348591535                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          220                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           65                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           285                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          220                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           65                       # number of overall misses
system.cpu4.icache.overall_misses::total          285                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst     10873168                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     10873168                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst     10873168                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     10873168                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    342518810                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst      6073010                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    348591820                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    342518810                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst      6073010                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    348591820                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000011                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000011                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 167279.507692                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 38151.466667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 167279.507692                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 38151.466667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           58                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           58                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      9865152                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      9865152                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      9865152                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      9865152                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 170088.827586                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 170088.827586                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 170088.827586                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 170088.827586                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    342518590                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst      6072945                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      348591535                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          220                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           65                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          285                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst     10873168                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     10873168                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    342518810                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst      6073010                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    348591820                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 167279.507692                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 38151.466667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           58                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      9865152                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      9865152                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 170088.827586                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 170088.827586                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          169.517687                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          348591813                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1253927.384892                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   164.186760                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst     5.330927                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.263120                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.008543                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.271663                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.445513                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      13595081258                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     13595081258                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    138683945                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     14094808                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       152778753                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    138683945                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     14094808                       # number of overall hits
system.cpu4.dcache.overall_hits::total      152778753                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      7036822                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      1872924                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       8909746                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      7036822                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      1872924                       # number of overall misses
system.cpu4.dcache.overall_misses::total      8909746                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 186422939421                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 186422939421                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 186422939421                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 186422939421                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    145720767                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     15967732                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    161688499                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    145720767                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     15967732                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    161688499                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.048290                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.117294                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.055104                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.048290                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.117294                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.055104                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 99535.773700                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 20923.485296                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 99535.773700                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 20923.485296                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs       174246                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         2074                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            15918                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             95                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    10.946476                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    21.831579                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      1776645                       # number of writebacks
system.cpu4.dcache.writebacks::total          1776645                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data      1001112                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total      1001112                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data      1001112                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total      1001112                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data       871812                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       871812                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data       871812                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       871812                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data  91451199260                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  91451199260                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data  91451199260                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  91451199260                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.054598                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.005392                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.054598                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.005392                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 104897.844099                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 104897.844099                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 104897.844099                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 104897.844099                       # average overall mshr miss latency
system.cpu4.dcache.replacements               7635156                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     74128941                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data      7778018                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       81906959                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      6208766                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      1411725                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      7620491                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 157025045126                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 157025045126                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     80337707                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data      9189743                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     89527450                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.077283                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.153620                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.085119                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 111229.201952                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 20605.633564                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data       682743                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       682743                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data       728982                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       728982                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data  82122821874                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  82122821874                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.079326                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008143                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 112654.114744                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 112654.114744                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     64555004                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data      6316790                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      70871794                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       828056                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       461199                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1289255                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  29397894295                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  29397894295                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     65383060                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data      6777989                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     72161049                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.012665                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.068044                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017866                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 63742.320116                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 22802.234077                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data       318369                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       318369                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       142830                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       142830                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data   9328377386                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   9328377386                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.021073                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001979                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 65311.050802                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65311.050802                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3141646                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       164056                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      3305702                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        13287                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        18950                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        32237                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data    960163530                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    960163530                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3154933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       183006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      3337939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004211                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.103549                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.009658                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 50668.260158                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 29784.518721                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        13990                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        13990                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         4960                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         4960                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    130792490                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    130792490                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.027103                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.001486                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 26369.453629                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26369.453629                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3091753                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       155142                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      3246895                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        56520                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data         9174                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        65694                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    196856492                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    196856492                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3148273                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       164316                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      3312589                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.017953                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.055831                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.019832                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 21458.087203                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  2996.567297                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data         8860                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         8860                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    156920311                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    156920311                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.053920                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.002675                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17711.096050                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17711.096050                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data     11585782                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     11585782                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data     10299276                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     10299276                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           47.421608                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          167330635                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          7870823                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            21.259611                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    41.644485                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data     5.777122                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.650695                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.090268                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.740963                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        176209850                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       176209850                       # Number of data accesses
system.cpu5.numPwrStateTransitions                160                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    145433.772152                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   221918.667386                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         3825                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       772187                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   939531777892                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     11489268                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    342429980                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst      6057438                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       348487418                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    342429980                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst      6057438                       # number of overall hits
system.cpu5.icache.overall_hits::total      348487418                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          218                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           288                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          218                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total          288                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst     10807086                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     10807086                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst     10807086                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     10807086                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    342430198                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst      6057508                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    348487706                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    342430198                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst      6057508                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    348487706                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000012                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000012                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 154386.942857                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 37524.604167                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 154386.942857                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 37524.604167                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           62                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           62                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      9829098                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      9829098                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      9829098                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      9829098                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 158533.838710                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158533.838710                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 158533.838710                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158533.838710                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    342429980                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst      6057438                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      348487418                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          218                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst     10807086                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     10807086                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    342430198                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst      6057508                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    348487706                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 154386.942857                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 37524.604167                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           62                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      9829098                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      9829098                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 158533.838710                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158533.838710                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          169.013515                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          348487698                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1244598.921429                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934709614                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   163.299934                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst     5.713581                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.261699                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.009156                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.270855                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.448718                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      13591020814                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     13591020814                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    138834106                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     14131569                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       152965675                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    138834106                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     14131569                       # number of overall hits
system.cpu5.dcache.overall_hits::total      152965675                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      7004673                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      1863295                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       8867968                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      7004673                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      1863295                       # number of overall misses
system.cpu5.dcache.overall_misses::total      8867968                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 188167072354                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 188167072354                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 188167072354                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 188167072354                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    145838779                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     15994864                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    161833643                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    145838779                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     15994864                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    161833643                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.048030                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.116493                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.054797                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.048030                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.116493                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.054797                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 100986.195076                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 21218.736057                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 100986.195076                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 21218.736057                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs       173638                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets         4283                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            15625                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            142                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    11.112832                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    30.161972                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      1752184                       # number of writebacks
system.cpu5.dcache.writebacks::total          1752184                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data       995207                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       995207                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data       995207                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       995207                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data       868088                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       868088                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data       868088                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       868088                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data  91586559676                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  91586559676                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data  91586559676                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  91586559676                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.054273                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.005364                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.054273                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.005364                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 105503.773438                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 105503.773438                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 105503.773438                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 105503.773438                       # average overall mshr miss latency
system.cpu5.dcache.replacements               7609486                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     74236177                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data      7795110                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       82031287                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      6184572                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      1408309                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      7592881                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 157754297902                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 157754297902                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     80420749                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data      9203419                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     89624168                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.076903                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.153020                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.084719                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 112016.821523                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 20776.606126                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data       681539                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       681539                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data       726770                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       726770                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data  81984796856                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  81984796856                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.078967                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008109                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 112807.073567                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 112807.073567                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     64597929                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data      6336459                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      70934388                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       820101                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       454986                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1275087                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  30412774452                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  30412774452                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     65418030                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data      6791445                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     72209475                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.012536                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.066994                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.017658                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 66843.319249                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 23851.528917                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data       313668                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       313668                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       141318                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       141318                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data   9601762820                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   9601762820                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.020808                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001957                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 67944.372408                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67944.372408                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3122947                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       162961                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      3285908                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        12583                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        18040                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        30623                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data    918000562                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    918000562                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3135530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       181001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      3316531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004013                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.099668                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.009233                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 50886.949113                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 29977.486268                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        13630                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        13630                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         4410                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         4410                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    117074836                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    117074836                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.024365                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.001330                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 26547.581859                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26547.581859                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3075494                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       153969                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      3229463                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        53795                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data         8687                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        62482                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    185397516                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    185397516                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3129289                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       162656                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      3291945                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017191                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.053407                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.018980                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 21341.949580                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  2967.214814                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data         8422                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         8422                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    147628585                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    147628585                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.051778                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17528.922465                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17528.922465                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data     12780616                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     12780616                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data     11343012                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     11343012                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           47.485206                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          167439611                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          7836486                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            21.366670                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934722116                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    41.681099                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data     5.804107                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.651267                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.090689                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.741956                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        176278605                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       176278605                       # Number of data accesses
system.cpu2.numPwrStateTransitions                160                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    205429.835443                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   240004.466345                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           79    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4028                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       858445                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   939527038203                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     16228957                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    342415379                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst      6003524                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       348418903                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    342415379                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst      6003524                       # number of overall hits
system.cpu2.icache.overall_hits::total      348418903                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          217                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           64                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           281                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          217                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           64                       # number of overall misses
system.cpu2.icache.overall_misses::total          281                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     10114118                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10114118                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     10114118                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10114118                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    342415596                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst      6003588                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    348419184                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    342415596                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst      6003588                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    348419184                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 158033.093750                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35993.302491                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 158033.093750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35993.302491                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      8546052                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8546052                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      8546052                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8546052                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 155382.763636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155382.763636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 155382.763636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155382.763636                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    342415379                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst      6003524                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      348418903                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          217                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           64                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     10114118                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10114118                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    342415596                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst      6003588                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    348419184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 158033.093750                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35993.302491                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      8546052                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8546052                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 155382.763636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155382.763636                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          167.744669                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          348419175                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1280952.849265                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928497906                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   162.678132                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst     5.066537                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.260702                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.008119                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.268822                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.435897                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      13588348448                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     13588348448                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    138927392                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     14114538                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       153041930                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    138927392                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     14114538                       # number of overall hits
system.cpu2.dcache.overall_hits::total      153041930                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      7037616                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      1875605                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8913221                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      7037616                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      1875605                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8913221                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 192076183709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 192076183709                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 192076183709                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 192076183709                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    145965008                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     15990143                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    161955151                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    145965008                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     15990143                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    161955151                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.048214                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.117298                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.055035                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.048214                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.117298                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.055035                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 102407.587796                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21549.581651                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 102407.587796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21549.581651                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       179069                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         6595                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            15451                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            191                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.589476                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.528796                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1764695                       # number of writebacks
system.cpu2.dcache.writebacks::total          1764695                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data      1003685                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1003685                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data      1003685                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1003685                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data       871920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       871920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data       871920                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       871920                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data  92719029279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  92719029279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data  92719029279                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  92719029279                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.054529                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005384                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.054529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005384                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 106338.917881                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106338.917881                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 106338.917881                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106338.917881                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7643838                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     74298627                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data      7819566                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       82118193                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      6207641                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      1408863                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7616504                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 159039931342                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 159039931342                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     80506268                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data      9228429                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     89734697                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.077108                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.152666                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.084878                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 112885.306337                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20880.962098                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data       681631                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       681631                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data       727232                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       727232                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data  82605760748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  82605760748                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.078803                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008104                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 113589.282028                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113589.282028                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     64628765                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data      6294972                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      70923737                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       829975                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       466742                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1296717                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  33036252367                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  33036252367                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     65458740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data      6761714                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     72220454                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.012679                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.069027                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017955                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 70780.543356                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25476.840642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data       322054                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       322054                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       144688                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       144688                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  10113268531                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  10113268531                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.021398                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 69897.078756                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69897.078756                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3114395                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       152572                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3266967                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13397                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        17187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        30584                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data    925202986                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    925202986                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3127792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       169759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      3297551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004283                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.101244                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.009275                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 53831.557922                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30251.209325                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        12888                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        12888                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         4299                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4299                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    120410934                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    120410934                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.025324                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 28009.056525                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28009.056525                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3065743                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       144292                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3210035                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        55403                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data         8275                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        63678                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    177565906                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    177565906                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3121146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       152567                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3273713                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.017751                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.054238                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.019451                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 21458.115529                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2788.496906                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data         8009                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         8009                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    141454079                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    141454079                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.052495                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002446                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17661.890248                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17661.890248                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data     10607054                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     10607054                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      9425378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      9425378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           47.489389                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          167515966                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7872330                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.279083                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928510408                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    41.666475                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data     5.822914                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.651039                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.090983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.742022                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        176398745                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       176398745                       # Number of data accesses
system.cpu3.numPwrStateTransitions                154                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    176950.894737                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   210104.141178                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         3893                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       839182                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   939529818892                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     13448268                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    342337202                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst      6046910                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       348384112                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    342337202                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst      6046910                       # number of overall hits
system.cpu3.icache.overall_hits::total      348384112                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          217                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          217                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total          274                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst      9903370                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9903370                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst      9903370                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9903370                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    342337419                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst      6046967                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    348384386                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    342337419                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst      6046967                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    348384386                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 173743.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 36143.686131                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 173743.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 36143.686131                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      9235668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9235668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      9235668                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9235668                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 174257.886792                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 174257.886792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 174257.886792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 174257.886792                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    342337202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst      6046910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      348384112                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          217                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst      9903370                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9903370                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    342337419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst      6046967                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    348384386                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 173743.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 36143.686131                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      9235668                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9235668                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 174257.886792                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 174257.886792                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          167.419719                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          348384382                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1290312.525926                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930558950                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   162.345691                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst     5.074028                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.260169                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.008131                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.268301                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.432692                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      13586991324                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     13586991324                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    139067388                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     14112600                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       153179988                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    139067388                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     14112600                       # number of overall hits
system.cpu3.dcache.overall_hits::total      153179988                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      7074860                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      1866802                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8941662                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      7074860                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      1866802                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8941662                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 188043241713                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 188043241713                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 188043241713                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 188043241713                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    146142248                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     15979402                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    162121650                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    146142248                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     15979402                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    162121650                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.048411                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.116826                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055154                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.048411                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.116826                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055154                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 100730.147982                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21030.010049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 100730.147982                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21030.010049                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       168456                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3070                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15520                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            120                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    10.854124                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    25.583333                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1775647                       # number of writebacks
system.cpu3.dcache.writebacks::total          1775647                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data       996558                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       996558                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data       996558                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       996558                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data       870244                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       870244                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data       870244                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       870244                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data  91767320290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  91767320290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data  91767320290                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  91767320290                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.054460                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005368                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.054460                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005368                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 105450.103982                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105450.103982                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 105450.103982                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105450.103982                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7685331                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     74418611                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data      7795909                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       82214520                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      6234999                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      1408049                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7643048                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 157532343556                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 157532343556                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     80653610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data      9203958                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     89857568                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.077306                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.152983                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.085057                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 111879.873183                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20611.193801                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data       680172                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       680172                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data       727877                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       727877                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data  82163350250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  82163350250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.079083                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 112880.816745                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112880.816745                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     64648777                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data      6316691                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      70965468                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       839861                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       458753                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1298614                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  30510898157                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  30510898157                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     65488638                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data      6775444                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     72264082                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.012825                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.067708                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.017970                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 66508.334893                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23494.970913                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data       316386                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       316386                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       142367                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       142367                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data   9603970040                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9603970040                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.021012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001970                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 67459.242943                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67459.242943                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3090809                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       160853                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      3251662                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        12654                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        17901                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        30555                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data    918781002                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    918781002                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3103463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       178754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      3282217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004077                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.100143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.009309                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 51325.680241                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30069.743152                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        13389                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        13389                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         4512                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         4512                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    125360190                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    125360190                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.025241                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 27783.730053                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27783.730053                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3043548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       152276                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      3195824                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        53580                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data         8477                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        62057                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    181304004                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    181304004                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3097128                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       160753                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      3257881                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.017300                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.052733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019048                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 21387.755574                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2921.572168                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data         8169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    144509985                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    144509985                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.050817                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.002507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17690.045905                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17690.045905                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data     10521326                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     10521326                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      9355528                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      9355528                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           47.309505                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          167657832                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7909033                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.198272                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930571452                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    41.502119                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data     5.807386                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.648471                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.090740                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.739211                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        176570781                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       176570781                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939543267160                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1945003913                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst     50975465                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1995979378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1945003913                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst     50975465                       # number of overall hits
system.cpu0.icache.overall_hits::total     1995979378                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           882                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          833                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total          882                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     14830188                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14830188                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     14830188                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14830188                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1945004746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst     50975514                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1995980260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1945004746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst     50975514                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1995980260                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 302656.897959                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16814.272109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 302656.897959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16814.272109                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          825                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   137.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          239                       # number of writebacks
system.cpu0.icache.writebacks::total              239                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           30                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      6702858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6702858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      6702858                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6702858                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 223428.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223428.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 223428.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223428.600000                       # average overall mshr miss latency
system.cpu0.icache.replacements                   239                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1945003913                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst     50975465                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1995979378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     14830188                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14830188                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1945004746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst     50975514                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1995980260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 302656.897959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16814.272109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           30                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      6702858                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6702858                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 223428.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223428.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.452665                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1995980241                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              863                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2312839.213210                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   620.745455                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst     2.707210                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.994784                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.004338                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      77843231003                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     77843231003                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    692524767                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    115115732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       807640499                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    692524767                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    115115732                       # number of overall hits
system.cpu0.dcache.overall_hits::total      807640499                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9537371                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      5291868                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      14829239                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9537371                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      5291868                       # number of overall misses
system.cpu0.dcache.overall_misses::total     14829239                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  62575007073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62575007073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  62575007073                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62575007073                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    702062138                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    120407600                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    822469738                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    702062138                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    120407600                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    822469738                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013585                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.043950                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013585                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.043950                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018030                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 11824.748288                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4219.704536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 11824.748288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4219.704536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1311                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               99                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.242424                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5376380                       # number of writebacks
system.cpu0.dcache.writebacks::total          5376380                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data      3870225                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3870225                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data      3870225                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3870225                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      1421643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1421643                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      1421643                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1421643                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  14620055862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14620055862                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  14620055862                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14620055862                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.011807                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001729                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.011807                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001729                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10283.915063                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10283.915063                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10283.915063                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10283.915063                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10958838                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    383520605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data     57413714                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      440934319                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      5993652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      5291812                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11285464                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  62574342375                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  62574342375                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    389514257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data     62705526                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    452219783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.084391                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024956                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 11824.747813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5544.684948                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      3870183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3870183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      1421629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1421629                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  14619915333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14619915333                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.022672                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10283.917487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10283.917487                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    309004162                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data     57702018                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     366706180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data           56                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3543775                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data       664698                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       664698                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    312547881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data     57702074                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    370249955                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009571                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 11869.607143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.187568                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data           42                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data       140529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       140529                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 10037.785714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10037.785714                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18209658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data      3984057                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22193715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data       148452                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       148452                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18209731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data      3984070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22193801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 11419.384615                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  1726.186047                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data            6                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data        70056                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total        70056                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18209731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data      3984056                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22193787                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18209731                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data      3984056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22193787                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998678                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          862987095                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         10959094                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            78.746208                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   236.337290                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data    19.661388                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.923193                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.076802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      27750393526                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     27750393526                       # Number of data accesses
system.cpu1.numPwrStateTransitions              14744                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7371                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    80665.819292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55422.986910                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7371    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2432067                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7371                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   938948679406                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    594587754                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  100218825098                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   1962977098                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     31424767                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1994401865                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   1962977098                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     31424767                       # number of overall hits
system.cpu1.icache.overall_hits::total     1994401865                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          929                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           986                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          929                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total          986                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst     10605144                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10605144                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst     10605144                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10605144                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst   1962978027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     31424824                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1994402851                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   1962978027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     31424824                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1994402851                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 186055.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10755.724138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 186055.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10755.724138                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          104                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          344                       # number of writebacks
system.cpu1.icache.writebacks::total              344                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      7772046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7772046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      7772046                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7772046                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 199283.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 199283.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 199283.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 199283.230769                       # average overall mshr miss latency
system.cpu1.icache.replacements                   344                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   1962977098                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     31424767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1994401865                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          986                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst     10605144                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10605144                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   1962978027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     31424824                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1994402851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 186055.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10755.724138                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      7772046                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7772046                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 199283.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 199283.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.435765                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1994402833                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              968                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2060333.505165                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   619.892977                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst     3.542789                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.993418                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.005678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999096                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      77781712157                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     77781712157                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    710551408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data     91782093                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       802333501                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    710551408                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data     91782093                       # number of overall hits
system.cpu1.dcache.overall_hits::total      802333501                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10427307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      2170970                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12598277                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10427307                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      2170970                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12598277                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 194708776042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 194708776042                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 194708776042                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 194708776042                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    720978715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data     93953063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    814931778                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    720978715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data     93953063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    814931778                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014463                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.023107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015459                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014463                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.023107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015459                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 89687.455857                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15455.190900                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 89687.455857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15455.190900                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        19791                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              581                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    34.063683                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5909023                       # number of writebacks
system.cpu1.dcache.writebacks::total          5909023                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data      1721228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1721228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data      1721228                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1721228                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data       449742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       449742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data       449742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       449742                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data  27032092554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  27032092554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data  27032092554                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  27032092554                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.004787                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000552                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.004787                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000552                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 60105.777432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60105.777432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 60105.777432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60105.777432                       # average overall mshr miss latency
system.cpu1.dcache.replacements               9448745                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    378693398                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     51587128                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      430280526                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5036221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data       375787                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5412008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data   9380933748                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9380933748                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    383729619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     51962915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    435692534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.013124                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.007232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012422                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 24963.433402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  1733.355484                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data       143114                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       143114                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data       232673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       232673                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data   6399452970                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6399452970                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000534                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 27504.063514                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27504.063514                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    331858010                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     40194965                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     372052975                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5391086                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      1795183                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7186269                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 185327842294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 185327842294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    337249096                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     41990148                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    379239244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015985                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.042752                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.018949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 103236.183884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25789.160174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      1578114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1578114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       217069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       217069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  20632639584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20632639584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005170                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000572                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 95051.064795                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95051.064795                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     30991547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data      5274663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     36266210                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        29320                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        47732                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        77052                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   1751420016                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1751420016                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31020867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data      5322395                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     36343262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000945                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.008968                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002120                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36692.785050                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22730.364118                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        37586                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        37586                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        10146                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        10146                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    421225878                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    421225878                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.001906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 41516.447664                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41516.447664                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     30500829                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data      5114380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     35615209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       506469                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data       102935                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       609404                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data   3419595573                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   3419595573                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31007298                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data      5217315                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     36224613                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016334                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.019729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016823                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 33220.921679                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5611.376973                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data       102935                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       102935                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data   3338330613                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3338330613                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.019729                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002842                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 32431.443270                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 32431.443270                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data    248895207                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    248895207                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data    244312377                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    244312377                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.505823                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          885812259                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10329553                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            85.755140                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   235.825961                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    19.679863                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.921195                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.076874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998070                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      28410318449                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     28410318449                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 209932.375000                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 217822.663686                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        31549                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       652284                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON  91208825967                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      1679459                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 948551586832                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean       189457                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 199111.393283                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        28446                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       540188                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON  92798434971                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      1705113                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 946961952174                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4733199                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2437493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1911785                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          165031                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        181831                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         315823                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         4014                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         8063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           158020                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          157565                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6441271                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      4264950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      2011047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side      3027879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side      2136567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side           89                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side      2571321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14012270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    227572096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    133033600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side    229001216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side    130157568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         7552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side    204500864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              924308480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3157015                       # Total snoops (count)
system.tol2bus.snoopTraffic                  82702976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7068811                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210203                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.452040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5718369     80.90%     80.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1214997     17.19%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 135445      1.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7068811                       # Request fanout histogram
system.tol2bus.respLayer13.occupancy       1486674067                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            75060                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1788202897                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            62966                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy         7538808261                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       1286571400                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2106567709                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         858875709                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82147                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2965443923                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             62550                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 288233.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 206246.342769                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        56563                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       577704                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON  99368163461                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      1729401                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 940392199396                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data        19968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data      8034432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data     41579392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data     40297216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data     40392192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data     40307456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data     41495552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data     41625216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data     41881600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data     38757376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data     38578944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data     39026304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data     42066304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data     42179200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data     42363264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data     38995072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data     38796672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     39266432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data         1024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus20.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus20.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         655738112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus19.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus20.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        72960                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    194969088                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      194969088                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data          156                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data        62769                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data       324839                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data       314822                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data       315564                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data       314902                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data       324184                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data       325197                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data       327200                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data       302792                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data       301398                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data       304893                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data       328643                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data       329525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data       330963                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data       304649                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data       303099                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       306769                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus20.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus20.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5122954                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1523196                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1523196                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst        24267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data       199244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst        28099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     80168890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst        35762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    414886045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst        35762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    402092281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst        38316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    403039967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst        39593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    402194458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst        39593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    414049476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst        37039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    415343285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst        34485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    417901527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst        33207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    386727503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst        38316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    384947079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst        43425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    389410911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst        43425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    419744534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst        31930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    420871029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst        40871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    422707650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst        38316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    389099273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst        43425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    387119605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst        38316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    391806948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst        22990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data        10218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.inst        22990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.data         7663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus20.inst        17881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus20.data         7663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           6543063255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst        24267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst        28099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst        35762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst        35762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst        38316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst        39593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst        39593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst        37039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst        34485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst        33207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst        38316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst        43425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst        43425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst        31930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst        40871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst        38316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst        43425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst        38316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst        22990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus19.inst        22990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus20.inst        17881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          728007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1945433783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1945433783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1945433783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst        24267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data       199244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst        28099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     80168890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst        35762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    414886045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst        35762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    402092281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst        38316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    403039967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst        39593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    402194458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst        39593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    414049476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst        37039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    415343285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst        34485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    417901527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst        33207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    386727503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst        38316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    384947079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst        43425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    389410911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst        43425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    419744534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst        31930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    420871029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst        40871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    422707650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst        38316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    389099273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst        43425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    387119605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst        38316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    391806948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst        22990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data        10218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.inst        22990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.data         7663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus20.inst        17881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus20.data         7663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          8488497038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2572455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    119894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples    540502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples    546928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples    541814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples    546948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples    537855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples    549089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples    549582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples    525992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples    527484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples    532044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples    552084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples    555074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples    552875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples    531468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples    531981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples    542127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus20.inst::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus20.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000019273450                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       159798                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       159798                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10920823                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2426384                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5122957                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1523196                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10245914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3046392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               1460681                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               473937                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1156849                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           431754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           356856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           720280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           634446                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           395437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           286161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           371097                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           746426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           453884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          849060                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          370916                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          467171                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          243210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          404071                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          897615                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           351414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            81693                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           188035                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           156266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           183048                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           162853                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            90947                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           158354                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           176740                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           157187                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          158655                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          148330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           68949                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          170541                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          142527                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          176884                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      8.65                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     28.27                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                496943533490                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               43926165000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           661666652240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    56565.78                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               75315.78                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                      430                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5550583                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1721227                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.18                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               66.91                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10245914                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3046392                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 288002                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 364616                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 674246                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 765586                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                 888820                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                 928275                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                 852676                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                 830886                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                 662509                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 611338                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                444108                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                393687                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                270108                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                232860                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                153233                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                130228                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                 82735                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                 68774                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                 42169                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                 34742                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                 20490                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                 16597                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                  9358                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                  7436                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                  3962                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                  3051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                  1607                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                  1200                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                   621                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                   454                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                   479                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                   380                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  2370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 12941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 50332                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 67068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                111979                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                125002                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                153999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                160314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                174035                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                176648                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                182681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                183691                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                185134                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                183908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                183283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                181231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                179597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                148418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                 35061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                 26048                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                 13507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                 10951                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                  6197                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                  5116                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                  2997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                  2505                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                  1506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                  1245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                   769                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                   653                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                   398                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                   336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                   124                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                    94                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                    64                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                    61                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                    39                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      4085830                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   177.904533                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   159.395641                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   108.058345                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        35729      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3005155     73.55%     74.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       714590     17.49%     91.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       206309      5.05%     96.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        69139      1.69%     98.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        29243      0.72%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        12477      0.31%     99.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6200      0.15%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         6988      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      4085830                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       159798                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     54.976852                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    50.419910                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.316089                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          1539      0.96%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        18139     11.35%     12.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        44818     28.05%     40.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63        44974     28.14%     68.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79        28162     17.62%     86.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95        13743      8.60%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111         5463      3.42%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127         2029      1.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143          657      0.41%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159          207      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175           52      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191           10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       159798                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       159798                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.097967                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.087371                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.643493                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          154650     96.78%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1204      0.75%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            1215      0.76%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1173      0.73%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             492      0.31%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             567      0.35%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             169      0.11%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             170      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              54      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              50      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              21      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       159798                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             562254912                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               93483584                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              164635072                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              655738496                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           194969088                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     5610.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1642.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  6543.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1945.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       56.66                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   43.83                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  12.83                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 100218802910                       # Total gap between requests
system.mem_ctrls0.avgGap                     15079.22                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data        19968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data      7673216                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data     34592128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data     35003392                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data     34676096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data     35004672                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data     34422720                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data     35141696                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data     35173248                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data     33663488                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data     33758976                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data     34050816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data     35333376                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data     35524736                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data     35384000                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data     34013952                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data     34046784                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     34696128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data         1024                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus20.inst         1792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus20.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    164635072                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 24266.897936808222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 199244.004112741182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 28098.513400514781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 76564617.400939077139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 35761.744327927903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 345165970.227387309074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 35761.744327927903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 349269630.389016985893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 38316.154637065614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 346003816.808784484863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 39593.359791634466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 349282402.440562725067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 39593.359791634466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 343475589.205315411091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 37038.949482496755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 350649650.558528661728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 34484.539173359051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 350964481.629129886627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 33207.334018790199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 335899846.830990254879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 38316.154637065614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 336852641.876298606396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 43424.975255341029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 339764669.628715634346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 43424.975255341029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 352562265.277495503426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 31930.128864221344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 354471686.983575940132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 40870.564946203318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 353067399.916127502918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 38316.154637065614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 339396834.544199764729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 43424.975255341029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 339724437.666346669197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 38316.154637065614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 346203699.415474474430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 22989.692782239366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 10217.641236550829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.inst 22989.692782239366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.data 7663.230927413122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus20.inst 17880.872163963952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus20.data 7663.230927413122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1642755957.665737152100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data          312                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       125538                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data       649678                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data       629644                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data       631128                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data       629804                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data       648368                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data       650394                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data       654400                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data       605586                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data       602798                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data       609786                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data       657286                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data       659050                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data       661928                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data       609298                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data       606198                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data       613538                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data           16                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus20.inst           28                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus20.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3046392                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      3399542                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data     26693575                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      5049486                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data  10395317332                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      5406040                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data  40352707049                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      6337812                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data  41347872774                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      7831244                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data  41068297397                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      7258802                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data  41337434613                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      6411928                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data  40890125311                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      4649364                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data  41213525567                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      4615900                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data  41401636782                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      5554320                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data  39733303096                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      6165424                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data  39578157543                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      7175606                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data  39833257817                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      7411104                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data  41439086739                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5476396                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data  41590742301                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      7039652                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data  41681175808                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      5734432                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data  39602582018                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      6697260                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data  39643795469                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      6455052                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data  40406004263                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      5885118                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data       942082                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.inst      3668510                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.data       922918                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus20.inst      3245160                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus20.data      1603634                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 2748116260747                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst     89461.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     85556.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    114761.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     82806.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst     96536.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     62111.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    113175.21                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     65668.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst    130520.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     65071.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    117077.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     65635.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst    103418.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     63066.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     80161.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     63367.01                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst     85479.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     63266.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst    106813.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     65611.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst    102757.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     65657.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    105523.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     65323.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    108986.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     63045.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst    109527.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     63107.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    109994.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     62969.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst     95573.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     64997.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst     98489.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     65397.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst    107584.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     65857.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    163475.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     58880.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.inst    101903.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.data     76909.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus20.inst    115898.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus20.data    133636.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks    902088.85                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         14220016860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7558091640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        31646986140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6263023860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    7911031440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     45487136010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy       179068800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      113265354750                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1130.180429                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE    106310681                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   3346460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  96766054417                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         14952916440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7947633210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        31079563200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7165024200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    7911031440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     45479678130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy       185264160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      114721110780                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1144.706203                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    119318703                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   3346460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  96753046395                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data        20480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data      7946112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data     58521472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data     59297792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data     59028736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data     58911872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data     56965376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data     57308160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data     56818816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data     59499776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data     59197056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data     59988608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data     57240192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data     56894336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data     57289984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data     59718016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data     59289856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     60338432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.data         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus20.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus20.data         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         944346112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus19.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus20.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        65536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    197353984                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      197353984                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data          160                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data        62079                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data       457199                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data       463264                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data       461162                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data       460249                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data       445042                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data       447720                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data       443897                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data       464842                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data       462477                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data       468661                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data       447189                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data       444487                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data       447578                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data       466547                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data       463202                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       471394                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus20.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus20.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            7377704                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1541828                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1541828                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst        12772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data       204353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst        20435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     79287619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst        34485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    583936919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst        31930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    591683169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst        35762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    588998483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst        39593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    587832395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst        34485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    568409936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst        33207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    571830292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst        34485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    566947536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst        31930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    593698598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst        33207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    590678008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst        39593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    598576245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst        39593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    571152096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst        29376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    567701088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst        39593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    571648929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst        30653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    595876233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst        38316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    591603982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst        31930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    602066847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst        20435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data        19158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.inst        22990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.data        16604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus20.inst        19158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus20.data        19158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           9422841578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst        12772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst        20435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst        34485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst        31930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst        35762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst        39593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst        34485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst        33207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst        34485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst        31930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst        33207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst        39593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst        39593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst        29376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst        39593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst        30653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst        38316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst        31930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst        20435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus19.inst        22990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus20.inst        19158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          653929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1969230669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1969230669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1969230669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst        12772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data       204353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst        20435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     79287619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst        34485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    583936919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst        31930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    591683169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst        35762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    588998483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst        39593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    587832395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst        34485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    568409936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst        33207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    571830292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst        34485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    566947536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst        31930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    593698598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst        33207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    590678008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst        39593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    598576245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst        39593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    571152096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst        29376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    567701088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst        39593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    571648929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst        30653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    595876233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst        38316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    591603982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst        31930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    602066847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst        20435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data        19158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.inst        22990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.data        16604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus20.inst        19158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus20.data        19158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         11392072247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2586062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    118139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples    841390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples    806274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples    800415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples    803031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples    797573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples    813766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples    807530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples    825227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples    819411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples    827669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples    809217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples    808694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples    814796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples    825587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples    830813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples    836245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.data::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus20.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus20.data::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000017787186                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       161602                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       161602                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13950588                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2443651                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7377712                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1541828                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14755424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3083656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               1568217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts               497594                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           716427                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           444350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           277725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           791209                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2692594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           773256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           282038                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           555550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           965208                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           967006                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1169518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          472437                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          373092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         1149509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1115063                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          442218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           403589                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           107052                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           162014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           180069                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           157099                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           186691                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            64349                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           166409                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           162971                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           158567                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          148028                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          156979                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           82955                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          134089                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          162737                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          152434                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     14.69                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     32.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                1020477969919                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               65936000000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           1267737969919                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    77383.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               96133.93                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                    15785                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 8832170                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1732856                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.98                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               67.01                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14755424                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3083656                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  29520                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  45032                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 136915                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 187639                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 351538                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 442072                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 640086                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 745186                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 900042                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 974504                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               1029336                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               1046073                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                992562                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                949894                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                831568                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                760110                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                623609                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                549287                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                428136                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                367584                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                274586                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                231496                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                164814                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                137522                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                 94466                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                 77642                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 50965                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 41571                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                 26017                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                 20638                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                 20968                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                 15829                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  2133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20892                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 26441                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 57480                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 64215                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 93780                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 99386                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                121153                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                125046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                140340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                142948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                153660                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                155429                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                163048                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                163869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                168886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                162924                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                 99881                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                 92827                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                 70770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                 67067                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                 52296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 50063                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 39712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 37918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 30665                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 29509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 24003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 22825                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                 18115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 17262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 13483                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 12698                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  9796                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  9294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  7218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  6872                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  5347                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  5114                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  1143                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    61                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5208192                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   193.826231                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   166.328692                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   147.639501                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25140      0.48%      0.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3748854     71.98%     72.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       882146     16.94%     89.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       272071      5.22%     94.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       110803      2.13%     96.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        57395      1.10%     97.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        33445      0.64%     98.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        21279      0.41%     98.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        57059      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5208192                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       161602                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     81.602833                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.664822                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    40.361421                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15           965      0.60%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        10685      6.61%      7.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47        21290     13.17%     20.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63        26712     16.53%     36.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79        26445     16.36%     53.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95        23516     14.55%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        18171     11.24%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        12689      7.85%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143         8529      5.28%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159         5217      3.23%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         3047      1.89%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         1895      1.17%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207         1129      0.70%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          617      0.38%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          316      0.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255          185      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           97      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287           48      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303           28      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       161602                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       161602                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.002475                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.002248                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.093177                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          161426     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              78      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              41      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              29      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       161602                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             843980800                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              100365888                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              165506048                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              944347136                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           197353984                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     8421.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1651.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  9422.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1969.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       78.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   65.79                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.90                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 100218763694                       # Total gap between requests
system.mem_ctrls1.avgGap                     11235.87                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data        20480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data      7560896                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data     53848960                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data     51601536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data     51226560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data     51393984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data     51044672                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data     52080960                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data     51681920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data     52814528                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data     52442176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data     52970816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data     51789888                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data     51756416                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data     52146688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data     52837568                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data     53172032                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     53519680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.data         1664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus20.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus20.data         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    165506048                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 12772.051545688537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 204352.824731016590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 20435.282473101659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 75443869.877804905176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 34484.539173359051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 537313822.501343965530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 31930.128864221344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 514888654.397423982620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 35761.744327927903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 511147081.897114515305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 39593.359791634466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 512817666.239290595055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 34484.539173359051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 509332173.372472167015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 33207.334018790199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 519672426.303861618042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 34484.539173359051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 515690739.234493196011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 31930.128864221344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 526992089.044695734978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 33207.334018790199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 523276699.250054955482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 39593.359791634466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 528551556.538424313068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 39593.359791634466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 516768061.782372057438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 29375.718555083637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 516434072.634452283382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 39593.359791634466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 520328271.150732755661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 30652.923709652488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 527221985.972518146038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 38316.154637065614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 530559323.041406512260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 31930.128864221344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 534028212.241215527058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 20435.282473101659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 19158.077318532807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.inst 22989.692782239366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.data 16603.667009395100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus20.inst 19158.077318532807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus20.data 19158.077318532807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1651446700.140001058578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data          320                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       124158                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data       914398                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data       926530                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data       922326                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data       920500                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data       890084                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data       895442                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data       887794                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data       929684                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data       924956                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data       937322                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data       894378                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data       888974                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data       895160                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data       933096                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data       926404                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data       942788                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.data           26                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus20.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus20.data           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3083656                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      2378404                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data     32663996                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      3147930                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data  12511455553                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      5715492                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data  79886359763                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      7056498                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data  77398346711                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      6034342                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data  77142878686                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      6087418                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data  77197007114                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      4714650                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data  76629342521                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      7029814                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data  78028714421                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      6059216                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data  78074212328                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      4986098                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data  78890425111                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      4530898                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data  80080678975                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      6971458                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data  79759540185                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      6782136                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data  77893521852                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      6115156                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data  77857256347                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      6310524                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data  77897357540                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4909382                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data  79643165148                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      5579546                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data  78719048741                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      5993846                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data  79974035943                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      4204470                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data      3901272                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.inst      3787788                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.data      2913538                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus20.inst      3393718                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus20.data      3355390                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3145588198109                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    118920.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data    102074.99                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst     98372.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data    100770.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst    105842.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     87364.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst    141129.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     83535.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    107756.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     83639.49                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     98184.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     83864.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst     87308.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     86092.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst    135188.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     87139.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    112207.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     87941.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst     99721.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     84857.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     87132.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     86577.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst    112442.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     85093.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    109389.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     87092.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst    132938.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     87581.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst    101782.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     87020.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst    102278.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     85353.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst     92992.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     84972.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst    119876.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     84827.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst    131389.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data    130042.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.inst    105216.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.data    112059.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus20.inst    113123.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus20.data    111846.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1020084.02                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         19275936540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         10245376680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        47509895580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6048727200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    7911031440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     45459742380                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy       202130880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      136652840700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1363.544629                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    171132050                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   3346460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  96701233048                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         17910647160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          9519711960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        46646683860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7450359840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    7911031440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     45466067670                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       196801920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      135101303850                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1348.063138                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    154714747                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   3346460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  96717650351                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu20.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu20.pwrStateResidencyTicks::ON  939543267160                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::OFF 100218825098                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.demand_hits::.cpu20.inst   1923926708                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::.switch_cpus20.inst     45407450                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total     1969334158                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::.cpu20.inst   1923926708                       # number of overall hits
system.cpu20.icache.overall_hits::.switch_cpus20.inst     45407450                       # number of overall hits
system.cpu20.icache.overall_hits::total    1969334158                       # number of overall hits
system.cpu20.icache.demand_misses::.cpu20.inst          785                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::.switch_cpus20.inst           51                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total          836                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::.cpu20.inst          785                       # number of overall misses
system.cpu20.icache.overall_misses::.switch_cpus20.inst           51                       # number of overall misses
system.cpu20.icache.overall_misses::total          836                       # number of overall misses
system.cpu20.icache.demand_miss_latency::.switch_cpus20.inst      9932523                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      9932523                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::.switch_cpus20.inst      9932523                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      9932523                       # number of overall miss cycles
system.cpu20.icache.demand_accesses::.cpu20.inst   1923927493                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::.switch_cpus20.inst     45407501                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total   1969334994                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::.cpu20.inst   1923927493                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::.switch_cpus20.inst     45407501                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total   1969334994                       # number of overall (read+write) accesses
system.cpu20.icache.demand_miss_rate::.cpu20.inst     0.000000                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::.switch_cpus20.inst     0.000001                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::.cpu20.inst     0.000000                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::.switch_cpus20.inst     0.000001                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu20.icache.demand_avg_miss_latency::.switch_cpus20.inst 194755.352941                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 11881.008373                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::.switch_cpus20.inst 194755.352941                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 11881.008373                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs          550                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.writebacks::.writebacks          191                       # number of writebacks
system.cpu20.icache.writebacks::total             191                       # number of writebacks
system.cpu20.icache.demand_mshr_hits::.switch_cpus20.inst           21                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::.switch_cpus20.inst           21                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu20.icache.demand_mshr_misses::.switch_cpus20.inst           30                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::.switch_cpus20.inst           30                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu20.icache.demand_mshr_miss_latency::.switch_cpus20.inst      6260004                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      6260004                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::.switch_cpus20.inst      6260004                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      6260004                       # number of overall MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_rate::.switch_cpus20.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::.switch_cpus20.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu20.icache.demand_avg_mshr_miss_latency::.switch_cpus20.inst 208666.800000                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 208666.800000                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::.switch_cpus20.inst 208666.800000                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 208666.800000                       # average overall mshr miss latency
system.cpu20.icache.replacements                  191                       # number of replacements
system.cpu20.icache.ReadReq_hits::.cpu20.inst   1923926708                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::.switch_cpus20.inst     45407450                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total    1969334158                       # number of ReadReq hits
system.cpu20.icache.ReadReq_misses::.cpu20.inst          785                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::.switch_cpus20.inst           51                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total          836                       # number of ReadReq misses
system.cpu20.icache.ReadReq_miss_latency::.switch_cpus20.inst      9932523                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      9932523                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_accesses::.cpu20.inst   1923927493                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::.switch_cpus20.inst     45407501                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total   1969334994                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_miss_rate::.cpu20.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::.switch_cpus20.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_avg_miss_latency::.switch_cpus20.inst 194755.352941                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 11881.008373                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_mshr_hits::.switch_cpus20.inst           21                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::.switch_cpus20.inst           30                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::.switch_cpus20.inst      6260004                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      6260004                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::.switch_cpus20.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus20.inst 208666.800000                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 208666.800000                       # average ReadReq mshr miss latency
system.cpu20.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.tags.tagsinuse         622.718943                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs        1969334973                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs             815                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs        2416361.930061                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::.cpu20.inst   619.900117                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_blocks::.switch_cpus20.inst     2.818826                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::.cpu20.inst     0.993430                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::.switch_cpus20.inst     0.004517                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.997947                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses     76804065581                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses    76804065581                       # Number of data accesses
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.demand_hits::.cpu20.data    745093796                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::.switch_cpus20.data    137566519                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total      882660315                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::.cpu20.data    745093796                       # number of overall hits
system.cpu20.dcache.overall_hits::.switch_cpus20.data    137566519                       # number of overall hits
system.cpu20.dcache.overall_hits::total     882660315                       # number of overall hits
system.cpu20.dcache.demand_misses::.cpu20.data      7043776                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::.switch_cpus20.data      4744495                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total     11788271                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::.cpu20.data      7043776                       # number of overall misses
system.cpu20.dcache.overall_misses::.switch_cpus20.data      4744495                       # number of overall misses
system.cpu20.dcache.overall_misses::total     11788271                       # number of overall misses
system.cpu20.dcache.demand_miss_latency::.switch_cpus20.data  56661825726                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total  56661825726                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::.switch_cpus20.data  56661825726                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total  56661825726                       # number of overall miss cycles
system.cpu20.dcache.demand_accesses::.cpu20.data    752137572                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::.switch_cpus20.data    142311014                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total    894448586                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::.cpu20.data    752137572                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::.switch_cpus20.data    142311014                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total    894448586                       # number of overall (read+write) accesses
system.cpu20.dcache.demand_miss_rate::.cpu20.data     0.009365                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::.switch_cpus20.data     0.033339                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.013179                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::.cpu20.data     0.009365                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::.switch_cpus20.data     0.033339                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.013179                       # miss rate for overall accesses
system.cpu20.dcache.demand_avg_miss_latency::.switch_cpus20.data 11942.646315                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total  4806.627344                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::.switch_cpus20.data 11942.646315                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total  4806.627344                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.writebacks::.writebacks      7301479                       # number of writebacks
system.cpu20.dcache.writebacks::total         7301479                       # number of writebacks
system.cpu20.dcache.demand_mshr_hits::.switch_cpus20.data      3887395                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total      3887395                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::.switch_cpus20.data      3887395                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total      3887395                       # number of overall MSHR hits
system.cpu20.dcache.demand_mshr_misses::.switch_cpus20.data       857100                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total       857100                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::.switch_cpus20.data       857100                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total       857100                       # number of overall MSHR misses
system.cpu20.dcache.demand_mshr_miss_latency::.switch_cpus20.data   8808969876                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total   8808969876                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::.switch_cpus20.data   8808969876                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total   8808969876                       # number of overall MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_rate::.switch_cpus20.data     0.006023                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.000958                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::.switch_cpus20.data     0.006023                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.000958                       # mshr miss rate for overall accesses
system.cpu20.dcache.demand_avg_mshr_miss_latency::.switch_cpus20.data 10277.645404                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 10277.645404                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::.switch_cpus20.data 10277.645404                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 10277.645404                       # average overall mshr miss latency
system.cpu20.dcache.replacements              7900669                       # number of replacements
system.cpu20.dcache.ReadReq_hits::.cpu20.data    401847633                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::.switch_cpus20.data     67640289                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total     469487922                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_misses::.cpu20.data      3509879                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::.switch_cpus20.data      4744481                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total      8254360                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_miss_latency::.switch_cpus20.data  56661459600                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total  56661459600                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_accesses::.cpu20.data    405357512                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::.switch_cpus20.data     72384770                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total    477742282                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_miss_rate::.cpu20.data     0.008659                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::.switch_cpus20.data     0.065545                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.017278                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::.switch_cpus20.data 11942.604386                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total  6864.427963                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_mshr_hits::.switch_cpus20.data      3887388                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total      3887388                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::.switch_cpus20.data       857093                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total       857093                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::.switch_cpus20.data   8808785145                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total   8808785145                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::.switch_cpus20.data     0.011841                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus20.data 10277.513811                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 10277.513811                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_hits::.cpu20.data    343246163                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::.switch_cpus20.data     69926230                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total    413172393                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_misses::.cpu20.data      3533897                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::.switch_cpus20.data           14                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total      3533911                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_miss_latency::.switch_cpus20.data       366126                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total       366126                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_accesses::.cpu20.data    346780060                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::.switch_cpus20.data     69926244                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total    416706304                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_miss_rate::.cpu20.data     0.010191                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::.switch_cpus20.data     0.000000                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.008481                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_avg_miss_latency::.switch_cpus20.data 26151.857143                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total     0.103604                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_mshr_hits::.switch_cpus20.data            7                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_misses::.switch_cpus20.data            7                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_miss_latency::.switch_cpus20.data       184731                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total       184731                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_rate::.switch_cpus20.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus20.data 26390.142857                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 26390.142857                       # average WriteReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_hits::.cpu20.data     17868063                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::.switch_cpus20.data      3901997                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total     21770060                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_misses::.cpu20.data           42                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::.switch_cpus20.data           12                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_miss_latency::.switch_cpus20.data       141780                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       141780                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_accesses::.cpu20.data     17868105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::.switch_cpus20.data      3902009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total     21770114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_miss_rate::.cpu20.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::.switch_cpus20.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus20.data        11815                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total  2625.555556                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_mshr_hits::.switch_cpus20.data            5                       # number of LoadLockedReq MSHR hits
system.cpu20.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu20.dcache.LoadLockedReq_mshr_misses::.switch_cpus20.data            7                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus20.data        75477                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total        75477                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus20.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus20.data 10782.428571                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10782.428571                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_hits::.cpu20.data     17868105                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::.switch_cpus20.data      3901990                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::total     21770095                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_accesses::.cpu20.data     17868105                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::.switch_cpus20.data      3901990                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total     21770095                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.tags.tagsinuse         255.998681                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs         934101395                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs         7900925                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs          118.226840                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::.cpu20.data   237.108955                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_blocks::.switch_cpus20.data    18.889726                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::.cpu20.data     0.926207                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::.switch_cpus20.data     0.073788                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses     30023542365                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses    30023542365                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus00.data      1421334                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       100174                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      1009270                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus19.data       712170                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus20.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus20.data       857086                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4100036                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus00.data      1421334                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       100174                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      1009270                       # number of overall hits
system.l2.overall_hits::.switch_cpus19.data       712170                       # number of overall hits
system.l2.overall_hits::.switch_cpus20.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus20.data       857086                       # number of overall hits
system.l2.overall_hits::total                 4100036                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data          316                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data       265446                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data           23                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.data           19                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus20.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus20.data           21                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265992                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data          316                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data       265446                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data           23                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.data           19                       # number of overall misses
system.l2.overall_misses::.switch_cpus20.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus20.data           21                       # number of overall misses
system.l2.overall_misses::total                265992                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      5655354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data     47094729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.inst      7713666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data  22851758167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst     11020893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data      3656256                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.inst      7811661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.data      3843302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus20.inst      6212049                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus20.data      4619526                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22949385603                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      5655354                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data     47094729                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.inst      7713666                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data  22851758167                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst     11020893                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data      3656256                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.inst      7811661                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.data      3843302                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus20.inst      6212049                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus20.data      4619526                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22949385603                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      1421650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data       365620                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      1009293                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.data       712189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus20.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus20.data       857107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4366028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      1421650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data       365620                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      1009293                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.data       712189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus20.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus20.data       857107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4366028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.726016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.000023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.data     0.000027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus20.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus20.data     0.000025                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060923                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.726016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.000023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.data     0.000027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus20.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus20.data     0.000025                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060923                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 195012.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 149033.952532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.inst 197786.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 86088.161686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 324143.911765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 158967.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.inst 216990.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.data 202279.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus20.inst 214208.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus20.data 219977.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86278.480567                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 195012.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 149033.952532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.inst 197786.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 86088.161686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 324143.911765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 158967.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.inst 216990.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.data 202279.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus20.inst 214208.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus20.data 219977.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86278.480567                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117207                       # number of writebacks
system.l2.writebacks::total                    117207                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus01.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus01.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus00.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data          316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data       265446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.data           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus20.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus20.data           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data       265446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.data           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus20.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus20.data           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265991                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      5407690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data     44395536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.inst      7270811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data  20580309630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst     10730274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data      3460706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.inst      7503489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.data      3680694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus20.inst      5965074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus20.data      4440471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20673164375                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      5407690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data     44395536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.inst      7270811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data  20580309630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst     10730274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data      3460706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.inst      7503489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.data      3680694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus20.inst      5965074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus20.data      4440471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20673164375                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.726016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.000023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.data     0.000027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus20.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus20.data     0.000025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060923                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.726016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.000023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.data     0.000027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus20.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus20.data     0.000025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060923                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 186472.068966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 140492.202532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.inst 191337.131579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 77531.059538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst 315596.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 150465.478261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.inst 208430.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.data 193720.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus20.inst 205692.206897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus20.data       211451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77721.292732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 186472.068966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 140492.202532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.inst 191337.131579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 77531.059538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst 315596.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 150465.478261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.inst 208430.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.data 193720.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus20.inst 205692.206897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus20.data       211451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77721.292732                       # average overall mshr miss latency
system.l2.replacements                         118001                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2320286                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2320286                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2320286                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2320286                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              167                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          167                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data        95149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              95149                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data   3072491497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   3072491497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data        95149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            95149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 32291.369294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32291.369294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data        95149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         95149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data   2261443502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2261443502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23767.391165                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23767.391165                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data       102518                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           102518                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data   3210439177                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   3210439177                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data       102518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         102518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 31315.858454                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31315.858454                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data       102518                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       102518                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data   2377471268                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2377471268                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23190.769114                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23190.769114                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data          417                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          417                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data    236750485                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    236750485                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data          417                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          417                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 567746.966427                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 567746.966427                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data          417                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          417                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data    189773183                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    189773183                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 455091.565947                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 455091.565947                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data          121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus19.data        31794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus20.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31959                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus01.data       121929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus20.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              121930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  17255778908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus20.data       123432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17255902340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       122050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus19.data        31794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus20.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            153889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.999009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus20.data     0.142857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.792324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 141523.172568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus20.data       123432                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141523.024194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       121929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus20.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         121930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  16211259903                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus20.data       114992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16211374895                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.999009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus20.data     0.142857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.792324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 132956.555889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus20.data       114992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 132956.408554                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus00.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus20.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus01.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus19.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus20.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      5655354                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus01.inst      7713666                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst     11020893                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus19.inst      7811661                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus20.inst      6212049                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38413623                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus01.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus19.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus20.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus01.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus19.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus20.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 195012.206897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus01.inst 197786.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 324143.911765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus19.inst 216990.583333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus20.inst 214208.586207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 230021.694611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus01.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus01.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus19.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus20.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      5407690                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus01.inst      7270811                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst     10730274                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus19.inst      7503489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus20.inst      5965074                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36877338                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus01.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus20.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 186472.068966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus01.inst 191337.131579                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst 315596.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus19.inst 208430.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus20.inst 205692.206897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 222152.638554                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      1421320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       100053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      1009246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus19.data       680376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus20.data       857080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4068075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data          316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data       143517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus19.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus20.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          143895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data     47094729                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data   5595979259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data      3656256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus19.data      3843302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus20.data      4496094                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5655069640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      1421636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data       243570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      1009269                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus19.data       680395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus20.data       857100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4211970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.589223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.000023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus19.data     0.000028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus20.data     0.000023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 149033.952532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 38991.751911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 158967.652174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus19.data 202279.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus20.data 224804.700000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 39299.973175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data          316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data       143517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus19.data           19                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus20.data           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       143895                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data     44395536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data   4369049727                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data      3460706                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus19.data      3680694                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus20.data      4325479                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4424912142                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000222                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.589223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.000023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus19.data     0.000028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus20.data     0.000023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 140492.202532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 30442.733105                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 150465.478261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus19.data 193720.736842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus20.data 216273.950000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 30750.979131                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus01.data           92                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              92                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus01.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus01.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus01.data           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus01.data      1764938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1764938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus01.data 19184.108696                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19184.108696                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32759.732245                       # Cycle average of tags in use
system.l2.tags.total_refs                    43722871                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    304657                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    143.515071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.981471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data    2091.623924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data    3059.466859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data    1462.736039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data    1611.477227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.data    1328.102883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     6.187958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data    65.351889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.inst     7.899227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 23022.790741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst     6.862384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data     6.240420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.inst     7.334214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.data     9.100418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus20.inst     6.240907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus20.data     9.335683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.093368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.044639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.049178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.data      0.040530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.001994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.inst     0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.702600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.inst     0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.data     0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus20.inst     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus20.data     0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20878                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999664                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 141001956                       # Number of tag accesses
system.l2.tags.data_accesses                141001956                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus20.pwrStateResidencyTicks::OFF 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.itb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states
system.switch_cpus20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1039762092258                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
