ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
Recompiling... reason: file '../Verilog/RTL/control_unit.v' is newer than expected.
	expected: Thu Apr 20 10:20:30 2023
	actual:   Thu Apr 20 10:21:18 2023
file: ../Verilog/RTL/control_unit.v
	module worklib.control_unit:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.control_unit:v <0x1c5aa977>
			streams:   2, words:  6743
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 19      16
		Registers:              105     102
		Scalar wires:            34       -
		Expanded wires:          32       1
		Vectored wires:          40       -
		Always blocks:           42      39
		Initial blocks:           3       3
		Cont. assignments:        4       6
		Pseudo assignments:      31      31
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.reg_arstn:v
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run

Start Execution


Error in test case:                         ADDI(x8)
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000000000111

Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000000
Debug info, reg_array[         10]: 0000000000000000
Debug info, reg_array[         11]: 0000000000000000
Debug info, reg_array[         12]: 0000000000000000
Debug info, reg_array[         13]: 0000000000000000
Debug info, reg_array[         14]: 0000000000000000
Debug info, reg_array[         15]: 0000000000000000
Debug info, reg_array[         16]: 0000000000000000
Debug info, reg_array[         17]: 0000000000000000
Debug info, reg_array[         18]: 000000123456789a
Debug info, reg_array[         19]: 000000123456789a
Debug info, reg_array[         20]: 0000002468acf134
Debug info, reg_array[         21]: 000000123456789a
Debug info, reg_array[         22]: 0000000000000000
Debug info, reg_array[         23]: 0000000000000000
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000

Error in test case:                         ADDI(x9)
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000000001001

Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000000
Debug info, reg_array[         10]: 0000000000000000
Debug info, reg_array[         11]: 0000000000000000
Debug info, reg_array[         12]: 0000000000000000
Debug info, reg_array[         13]: 0000000000000000
Debug info, reg_array[         14]: 0000000000000000
Debug info, reg_array[         15]: 0000000000000000
Debug info, reg_array[         16]: 0000000000000000
Debug info, reg_array[         17]: 0000000000000000
Debug info, reg_array[         18]: 000000123456789a
Debug info, reg_array[         19]: 000000123456789a
Debug info, reg_array[         20]: 0000002468acf134
Debug info, reg_array[         21]: 000000123456789a
Debug info, reg_array[         22]: 0000000000000000
Debug info, reg_array[         23]: 0000000000000000
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000

Error in test case:                               SD
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000000001001

Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000000
Debug info, reg_array[         10]: 0000000000000000
Debug info, reg_array[         11]: 0000000000000000
Debug info, reg_array[         12]: 0000000000000000
Debug info, reg_array[         13]: 0000000000000000
Debug info, reg_array[         14]: 0000000000000000
Debug info, reg_array[         15]: 0000000000000000
Debug info, reg_array[         16]: 0000000000000000
Debug info, reg_array[         17]: 0000000000000000
Debug info, reg_array[         18]: 000000123456789a
Debug info, reg_array[         19]: 000000123456789a
Debug info, reg_array[         20]: 0000002468acf134
Debug info, reg_array[         21]: 000000123456789a
Debug info, reg_array[         22]: 0000000000000000
Debug info, reg_array[         23]: 0000000000000000
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000

Working Correctly:                               LD


Error in test case:                              ADD
Debug info, value:    0000000000000000000000000001001000110100010101100111100010011010
Debug info, expected: 0000000000000000000000000001001000110100010101100111100010100011

Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000000
Debug info, reg_array[         10]: 0000000000000000
Debug info, reg_array[         11]: 0000000000000000
Debug info, reg_array[         12]: 0000000000000000
Debug info, reg_array[         13]: 0000000000000000
Debug info, reg_array[         14]: 0000000000000000
Debug info, reg_array[         15]: 0000000000000000
Debug info, reg_array[         16]: 0000000000000000
Debug info, reg_array[         17]: 0000000000000000
Debug info, reg_array[         18]: 000000123456789a
Debug info, reg_array[         19]: 000000123456789a
Debug info, reg_array[         20]: 0000002468acf134
Debug info, reg_array[         21]: 000000123456789a
Debug info, reg_array[         22]: 0000000000000000
Debug info, reg_array[         23]: 0000000000000000
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000

Error in test case:                              BEQ
Debug info, value:    0000000000000000000000000010010001101000101011001111000100110100
Debug info, expected: 0000000000000000000000000010010001101000101011001111000100111101

Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000000
Debug info, reg_array[         10]: 0000000000000000
Debug info, reg_array[         11]: 0000000000000000
Debug info, reg_array[         12]: 0000000000000000
Debug info, reg_array[         13]: 0000000000000000
Debug info, reg_array[         14]: 0000000000000000
Debug info, reg_array[         15]: 0000000000000000
Debug info, reg_array[         16]: 0000000000000000
Debug info, reg_array[         17]: 0000000000000000
Debug info, reg_array[         18]: 000000123456789a
Debug info, reg_array[         19]: 000000123456789a
Debug info, reg_array[         20]: 0000002468acf134
Debug info, reg_array[         21]: 000000123456789a
Debug info, reg_array[         22]: 0000000000000000
Debug info, reg_array[         23]: 0000000000000000
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000

Error in test case:                              SLL
Debug info, value:    0000000000000000000000000001001000110100010101100111100010011010
Debug info, expected: 0000000000000000000010010001101000101011001111000100110100000000

Debug info, reg_array[          0]: 0000000000000000
Debug info, reg_array[          1]: 0000000000000000
Debug info, reg_array[          2]: 0000000000000000
Debug info, reg_array[          3]: 0000000000000000
Debug info, reg_array[          4]: 0000000000000000
Debug info, reg_array[          5]: 0000000000000000
Debug info, reg_array[          6]: 0000000000000000
Debug info, reg_array[          7]: 0000000000000000
Debug info, reg_array[          8]: 0000000000000000
Debug info, reg_array[          9]: 0000000000000000
Debug info, reg_array[         10]: 0000000000000000
Debug info, reg_array[         11]: 0000000000000000
Debug info, reg_array[         12]: 0000000000000000
Debug info, reg_array[         13]: 0000000000000000
Debug info, reg_array[         14]: 0000000000000000
Debug info, reg_array[         15]: 0000000000000000
Debug info, reg_array[         16]: 0000000000000000
Debug info, reg_array[         17]: 0000000000000000
Debug info, reg_array[         18]: 000000123456789a
Debug info, reg_array[         19]: 000000123456789a
Debug info, reg_array[         20]: 0000002468acf134
Debug info, reg_array[         21]: 000000123456789a
Debug info, reg_array[         22]: 0000000000000000
Debug info, reg_array[         23]: 0000000000000000
Debug info, reg_array[         24]: 0000000000000000
Debug info, reg_array[         25]: 0000000000000000
Debug info, reg_array[         26]: 0000000000000000
Debug info, reg_array[         27]: 0000000000000000
Debug info, reg_array[         28]: 0000000000000000
Debug info, reg_array[         29]: 0000000000000000
Debug info, reg_array[         30]: 0000000000000000
Debug info, reg_array[         31]: 0000000000000000
          9 cycles
Simulation complete via $finish(1) at time 29350 NS + 8
../Verilog/cpu_tb.v:324    $finish;
ncsim> exit
