// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_dout,
        img_num_data_valid,
        img_fifo_cap,
        img_empty_n,
        img_read,
        bytePlanes_din,
        bytePlanes_num_data_valid,
        bytePlanes_fifo_cap,
        bytePlanes_full_n,
        bytePlanes_write,
        Height_dout,
        Height_num_data_valid,
        Height_fifo_cap,
        Height_empty_n,
        Height_read,
        WidthInBytes_dout,
        WidthInBytes_num_data_valid,
        WidthInBytes_fifo_cap,
        WidthInBytes_empty_n,
        WidthInBytes_read,
        VideoFormat_dout,
        VideoFormat_num_data_valid,
        VideoFormat_fifo_cap,
        VideoFormat_empty_n,
        VideoFormat_read,
        WidthInBytes_c_din,
        WidthInBytes_c_num_data_valid,
        WidthInBytes_c_fifo_cap,
        WidthInBytes_c_full_n,
        WidthInBytes_c_write,
        height_c_din,
        height_c_num_data_valid,
        height_c_fifo_cap,
        height_c_full_n,
        height_c_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] img_dout;
input  [1:0] img_num_data_valid;
input  [1:0] img_fifo_cap;
input   img_empty_n;
output   img_read;
output  [63:0] bytePlanes_din;
input  [10:0] bytePlanes_num_data_valid;
input  [10:0] bytePlanes_fifo_cap;
input   bytePlanes_full_n;
output   bytePlanes_write;
input  [11:0] Height_dout;
input  [1:0] Height_num_data_valid;
input  [1:0] Height_fifo_cap;
input   Height_empty_n;
output   Height_read;
input  [14:0] WidthInBytes_dout;
input  [2:0] WidthInBytes_num_data_valid;
input  [2:0] WidthInBytes_fifo_cap;
input   WidthInBytes_empty_n;
output   WidthInBytes_read;
input  [5:0] VideoFormat_dout;
input  [2:0] VideoFormat_num_data_valid;
input  [2:0] VideoFormat_fifo_cap;
input   VideoFormat_empty_n;
output   VideoFormat_read;
output  [14:0] WidthInBytes_c_din;
input  [1:0] WidthInBytes_c_num_data_valid;
input  [1:0] WidthInBytes_c_fifo_cap;
input   WidthInBytes_c_full_n;
output   WidthInBytes_c_write;
output  [11:0] height_c_din;
input  [1:0] height_c_num_data_valid;
input  [1:0] height_c_fifo_cap;
input   height_c_full_n;
output   height_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_read;
reg bytePlanes_write;
reg Height_read;
reg WidthInBytes_read;
reg VideoFormat_read;
reg WidthInBytes_c_write;
reg height_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    Height_blk_n;
reg    WidthInBytes_blk_n;
reg    VideoFormat_blk_n;
reg    WidthInBytes_c_blk_n;
reg    height_c_blk_n;
wire   [5:0] VideoFormat_read_read_fu_156_p2;
reg   [5:0] VideoFormat_read_reg_333;
reg    ap_block_state1;
reg   [11:0] Height_read_reg_337;
reg   [14:0] widthInPix_reg_342;
wire   [12:0] trunc_ln915_1_fu_219_p4;
reg   [12:0] trunc_ln915_1_reg_355;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln920_fu_233_p2;
reg   [0:0] icmp_ln920_reg_360;
wire   [12:0] sub100_fu_247_p2;
reg   [12:0] sub100_reg_365;
wire   [0:0] icmp_fu_263_p2;
reg   [0:0] icmp_reg_370;
wire   [0:0] cmp103_2_fu_269_p2;
reg   [0:0] cmp103_2_reg_375;
wire   [0:0] icmp12_fu_285_p2;
reg   [0:0] icmp12_reg_380;
wire   [0:0] cmp103_4_fu_291_p2;
reg   [0:0] cmp103_4_reg_385;
wire   [0:0] cmp103_5_fu_297_p2;
reg   [0:0] cmp103_5_reg_390;
wire   [0:0] cmp103_6_fu_303_p2;
reg   [0:0] cmp103_6_reg_395;
wire    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start;
wire    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done;
wire    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_idle;
wire    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_ready;
wire    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read;
wire   [63:0] grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_din;
wire    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write;
reg    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln927_fu_317_p2;
wire    ap_CS_fsm_state4;
reg   [11:0] y_fu_152;
wire   [11:0] y_2_fu_322_p2;
wire   [15:0] zext_ln915_fu_210_p1;
wire   [15:0] add_ln915_fu_213_p2;
wire   [2:0] remainPix_fu_207_p1;
wire   [3:0] zext_ln918_fu_229_p1;
wire   [3:0] remainPix_1_fu_239_p3;
wire   [2:0] tmp_fu_253_p4;
wire   [1:0] tmp_1_fu_275_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg = 1'b0;
end

design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1 grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start),
    .ap_done(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done),
    .ap_idle(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_idle),
    .ap_ready(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_ready),
    .img_dout(img_dout),
    .img_num_data_valid(2'd0),
    .img_fifo_cap(2'd0),
    .img_empty_n(img_empty_n),
    .img_read(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read),
    .bytePlanes_din(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_din),
    .bytePlanes_num_data_valid(11'd0),
    .bytePlanes_fifo_cap(11'd0),
    .bytePlanes_full_n(bytePlanes_full_n),
    .bytePlanes_write(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write),
    .trunc_ln915_1(trunc_ln915_1_reg_355),
    .icmp_ln920(icmp_ln920_reg_360),
    .cmp103_6(cmp103_6_reg_395),
    .cmp103_5(cmp103_5_reg_390),
    .cmp103_4(cmp103_4_reg_385),
    .cmp103_3(icmp12_reg_380),
    .cmp103_2(cmp103_2_reg_375),
    .sub100_cast3(sub100_reg_365),
    .cmp103_1(icmp_reg_370)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_333) | (icmp_ln927_fu_317_p2 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln927_fu_317_p2 == 1'd0) & (6'd24 == VideoFormat_read_reg_333))) begin
            grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_ready == 1'b1)) begin
            grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_fu_152 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln927_fu_317_p2 == 1'd0) & (6'd24 == VideoFormat_read_reg_333))) begin
        y_fu_152 <= y_2_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_read_reg_337 <= Height_dout;
        VideoFormat_read_reg_333 <= VideoFormat_dout;
        widthInPix_reg_342 <= WidthInBytes_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp103_2_reg_375 <= cmp103_2_fu_269_p2;
        cmp103_4_reg_385 <= cmp103_4_fu_291_p2;
        cmp103_5_reg_390 <= cmp103_5_fu_297_p2;
        cmp103_6_reg_395 <= cmp103_6_fu_303_p2;
        icmp12_reg_380 <= icmp12_fu_285_p2;
        icmp_ln920_reg_360 <= icmp_ln920_fu_233_p2;
        icmp_reg_370 <= icmp_fu_263_p2;
        sub100_reg_365 <= sub100_fu_247_p2;
        trunc_ln915_1_reg_355 <= {{add_ln915_fu_213_p2[15:3]}};
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_blk_n = Height_empty_n;
    end else begin
        Height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_read = 1'b1;
    end else begin
        Height_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_blk_n = VideoFormat_empty_n;
    end else begin
        VideoFormat_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_read = 1'b1;
    end else begin
        VideoFormat_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_blk_n = WidthInBytes_empty_n;
    end else begin
        WidthInBytes_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_c_blk_n = WidthInBytes_c_full_n;
    end else begin
        WidthInBytes_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_c_write = 1'b1;
    end else begin
        WidthInBytes_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_read = 1'b1;
    end else begin
        WidthInBytes_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_333) | (icmp_ln927_fu_317_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_333) | (icmp_ln927_fu_317_p2 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bytePlanes_write = grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write;
    end else begin
        bytePlanes_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_c_blk_n = height_c_full_n;
    end else begin
        height_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_c_write = 1'b1;
    end else begin
        height_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        img_read = grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & ~(6'd24 == VideoFormat_read_read_fu_156_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (6'd24 == VideoFormat_read_read_fu_156_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_333) | (icmp_ln927_fu_317_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign VideoFormat_read_read_fu_156_p2 = VideoFormat_dout;

assign WidthInBytes_c_din = WidthInBytes_dout;

assign add_ln915_fu_213_p2 = (zext_ln915_fu_210_p1 + 16'd7);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == WidthInBytes_c_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1));
end

assign bytePlanes_din = grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_din;

assign cmp103_2_fu_269_p2 = ((remainPix_1_fu_239_p3 > 4'd2) ? 1'b1 : 1'b0);

assign cmp103_4_fu_291_p2 = ((remainPix_1_fu_239_p3 > 4'd4) ? 1'b1 : 1'b0);

assign cmp103_5_fu_297_p2 = ((remainPix_1_fu_239_p3 > 4'd5) ? 1'b1 : 1'b0);

assign cmp103_6_fu_303_p2 = ((remainPix_1_fu_239_p3 > 4'd6) ? 1'b1 : 1'b0);

assign grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start = grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg;

assign height_c_din = Height_dout;

assign icmp12_fu_285_p2 = ((tmp_1_fu_275_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_263_p2 = ((tmp_fu_253_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln920_fu_233_p2 = ((remainPix_fu_207_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln927_fu_317_p2 = ((y_fu_152 == Height_read_reg_337) ? 1'b1 : 1'b0);

assign remainPix_1_fu_239_p3 = ((icmp_ln920_fu_233_p2[0:0] == 1'b1) ? 4'd8 : zext_ln918_fu_229_p1);

assign remainPix_fu_207_p1 = widthInPix_reg_342[2:0];

assign sub100_fu_247_p2 = ($signed(trunc_ln915_1_fu_219_p4) + $signed(13'd8191));

assign tmp_1_fu_275_p4 = {{remainPix_1_fu_239_p3[3:2]}};

assign tmp_fu_253_p4 = {{remainPix_1_fu_239_p3[3:1]}};

assign trunc_ln915_1_fu_219_p4 = {{add_ln915_fu_213_p2[15:3]}};

assign y_2_fu_322_p2 = (y_fu_152 + 12'd1);

assign zext_ln915_fu_210_p1 = widthInPix_reg_342;

assign zext_ln918_fu_229_p1 = remainPix_fu_207_p1;

endmodule //design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes
