Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Install/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1814c4d5952d4bc092476e99aecaed19 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L blk_mem_gen_v8_4_4 -L lib_bmg_v1_0_13 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_vdma_v6_3_10 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L processing_system7_vip_v1_0_10 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L axi_lite_ipif_v3_0_4 -L v_tc_v6_1_13 -L v_vid_in_axi4s_v4_0_9 -L v_axi4s_vid_out_v4_0_11 -L v_vscaler_v1_1_0 -L v_hscaler_v1_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_22 -L axis_subset_converter_v1_1_22 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L axis_data_fifo_v2_0_4 -L xlslice_v1_0_2 -L v_tc_v6_2_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot atelier4_wrapper_behav xil_defaultlib.atelier4_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-4969] module 'axi_vdma_v6_3_10_axis_register_slice_v1_0_axis_register_slice' is instantiated multiple times from VHDL or from both Verilog and VHDL, elaboration result may be incorrect [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_vdma_v6_3/hdl/axi_vdma_v6_3_rfs.v:978]
WARNING: [VRFC 10-1393] static function called recursively - might cause difference in behavior across tools [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/axi_vdma_v6_3_10.vh:111]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_10_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_processing_system7_0_0/sim/atelier4_processing_system7_0_0.v:281]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2061]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2068]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_0/bd_0/sim/bd_de31.v:2075]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1001]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1008]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_smartconnect_0_1/bd_0/sim/bd_1ef0.v:1015]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [F:/Xilinx/Projects/gif402-amorce-projet-main/s4InfoAtelier4.ip_user_files/bd/atelier4/ip/atelier4_v_proc_ss_0_0/bd_1/sim/bd_0cc7.v:1583]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
