Analysis & Synthesis report for mi3
Thu Nov 30 03:15:09 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Source assignments for mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 20. Source assignments for mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ti1:auto_generated
 21. Source assignments for mi3_uart_0:uart_0
 22. Source assignments for mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux:cmd_demux
 24. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 25. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux
 26. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_001
 27. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_002
 28. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 29. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 30. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 31. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 32. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 33. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_008
 34. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_009
 35. Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_010
 36. Source assignments for altera_reset_controller:rst_controller
 37. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Parameter Settings for User Entity Instance: mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: mi3_onchip_memory2_0:onchip_memory2_0
 42. Parameter Settings for User Entity Instance: mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 44. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 45. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 46. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 47. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 48. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 49. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator
 50. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator
 51. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator
 52. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator
 53. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator
 54. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator
 55. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator
 56. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 57. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 58. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 59. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 60. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 63. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 66. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent
 69. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent
 72. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent
 75. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent
 78. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent
 81. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent
 84. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent
 87. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 90. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|mi3_mm_interconnect_0_router_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_003|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_004|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_006|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_007|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_008|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_009|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_010|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_011|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_012|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
106. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
107. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
110. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
111. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
118. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
119. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
120. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
121. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
122. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
123. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
124. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
125. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
126. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
127. Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
128. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
129. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
130. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
131. scfifo Parameter Settings by Entity Instance
132. altsyncram Parameter Settings by Entity Instance
133. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
134. Port Connectivity Checks: "altera_reset_controller:rst_controller"
135. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
136. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
137. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
138. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode"
139. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode"
140. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode"
141. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|mi3_mm_interconnect_0_router_default_decode:the_default_decode"
142. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
143. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
144. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo"
145. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent"
146. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo"
147. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent"
148. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo"
149. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent"
150. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo"
151. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent"
152. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo"
153. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent"
154. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo"
155. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent"
156. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo"
157. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent"
158. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
159. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
160. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
161. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
162. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
163. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
164. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
165. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
166. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
167. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator"
168. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator"
169. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator"
170. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator"
171. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator"
172. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator"
173. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator"
174. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
175. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
176. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
177. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
178. Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
179. Port Connectivity Checks: "mi3_uart_0:uart_0"
180. Port Connectivity Checks: "mi3_onchip_memory2_0:onchip_memory2_0"
181. Port Connectivity Checks: "mi3_nios2_gen2_0:nios2_gen2_0"
182. Port Connectivity Checks: "mi3_jtag_uart_0:jtag_uart_0"
183. Post-Synthesis Netlist Statistics for Top Partition
184. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
185. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
186. Elapsed Time Per Partition
187. Analysis & Synthesis Messages
188. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 30 03:15:09 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; mi3                                         ;
; Top-level Entity Name              ; mi3                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,259                                       ;
;     Total combinational functions  ; 3,423                                       ;
;     Dedicated logic registers      ; 2,446                                       ;
; Total registers                    ; 2446                                        ;
; Total pins                         ; 169                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 227,008                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; mi3                ; mi3                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; mi3/synthesis/mi3.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v                                                                 ; mi3         ;
; mi3/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v                                  ; mi3         ;
; mi3/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v                                ; mi3         ;
; mi3/synthesis/submodules/mi3_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_irq_mapper.sv                                          ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v                                    ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v                  ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv                       ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv                                ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv                           ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv                     ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv                         ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv                       ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv                           ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv                     ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv                         ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv                           ; mi3         ;
; mi3/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv                        ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv                        ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv                        ; mi3         ;
; mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv                            ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv                               ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_agent.sv                              ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_translator.sv                          ; mi3         ;
; mi3/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_translator.sv                         ; mi3         ;
; mi3/synthesis/submodules/mi3_uart_0.v                                               ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v                                               ; mi3         ;
; mi3/synthesis/submodules/mi3_produto.v                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_produto.v                                              ; mi3         ;
; mi3/synthesis/submodules/mi3_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v                                     ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v                                         ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v                                     ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v                     ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v                           ; mi3         ;
; mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v                          ; mi3         ;
; mi3/synthesis/submodules/mi3_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v                                          ; mi3         ;
; mi3/synthesis/submodules/mi3_dips.v                                                 ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_dips.v                                                 ; mi3         ;
; mi3/synthesis/submodules/mi3_botao.v                                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_botao.v                                                ; mi3         ;
; mi3/synthesis/submodules/mi3_a.v                                                    ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_a.v                                                    ; mi3         ;
; scfifo.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                                              ;             ;
; a_regfifo.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                                           ;             ;
; a_dpfifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;             ;
; a_i2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;             ;
; a_fffifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                                            ;             ;
; a_f2fifo.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;             ;
; aglobal161.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                          ;             ;
; db/scfifo_jr21.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/scfifo_jr21.tdf                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/a_fefifo_7cf.tdf                                                                 ;             ;
; db/cntr_do7.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/cntr_do7.tdf                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_nio1.tdf                                                              ;             ;
; db/cntr_1ob.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/cntr_1ob.tdf                                                                     ;             ;
; alt_jtag_atlantic.v                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                     ;             ;
; altera_sld_agent_endpoint.vhd                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                           ;             ;
; altera_fabric_endpoint.vhd                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                              ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_cjd1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_cjd1.tdf                                                              ;             ;
; db/altsyncram_5ad1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_5ad1.tdf                                                              ;             ;
; db/altsyncram_97d1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_97d1.tdf                                                              ;             ;
; db/altsyncram_fic1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_fic1.tdf                                                              ;             ;
; altera_mult_add.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                     ;             ;
; db/altera_mult_add_vkp2.v                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altera_mult_add_vkp2.v                                                           ;             ;
; altera_mult_add_rtl.v                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                   ;             ;
; db/altsyncram_vfc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_vfc1.tdf                                                              ;             ;
; db/altsyncram_kdf1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_kdf1.tdf                                                              ;             ;
; db/altsyncram_r3d1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_r3d1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                               ;             ;
; db/altsyncram_ac71.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_ac71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; db/altsyncram_3ti1.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/altsyncram_3ti1.tdf                                                              ;             ;
; C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex                                                            ;             ;
; pzdyqx.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd                                              ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld75bf76c9/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                            ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; multcore.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc                                            ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mult_jp01.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/mult_jp01.tdf                                                                    ;             ;
; db/mult_j011.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/16.1/mi3/db/mult_j011.tdf                                                                    ;             ;
+-------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,259         ;
;                                             ;               ;
; Total combinational functions               ; 3423          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1797          ;
;     -- 3 input functions                    ; 1084          ;
;     -- <=2 input functions                  ; 542           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 3230          ;
;     -- arithmetic mode                      ; 193           ;
;                                             ;               ;
; Total registers                             ; 2446          ;
;     -- Dedicated logic registers            ; 2446          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 169           ;
; Total memory bits                           ; 227008        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 6             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2458          ;
; Total fan-out                               ; 24997         ;
; Average fan-out                             ; 3.86          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |mi3                                                                                                                                    ; 3423 (1)            ; 2446 (0)                  ; 227008      ; 6            ; 0       ; 3         ; 169  ; 0            ; |mi3                                                                                                                                                                                                                                                                                                                                                         ; mi3                                         ; mi3          ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; mi3          ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; mi3          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; mi3          ;
;    |mi3_a:a|                                                                                                                            ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_a:a                                                                                                                                                                                                                                                                                                                                                 ; mi3_a                                       ; mi3          ;
;    |mi3_a:b|                                                                                                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_a:b                                                                                                                                                                                                                                                                                                                                                 ; mi3_a                                       ; mi3          ;
;    |mi3_botao:botao|                                                                                                                    ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_botao:botao                                                                                                                                                                                                                                                                                                                                         ; mi3_botao                                   ; mi3          ;
;    |mi3_dips:dips|                                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_dips:dips                                                                                                                                                                                                                                                                                                                                           ; mi3_dips                                    ; mi3          ;
;    |mi3_jtag_uart_0:jtag_uart_0|                                                                                                        ; 140 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; mi3_jtag_uart_0                             ; mi3          ;
;       |alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|                                                                             ; 53 (53)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                           ; work         ;
;       |mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|                                                                           ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; mi3_jtag_uart_0_scfifo_r                    ; mi3          ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; scfifo                                      ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; scfifo_jr21                                 ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; a_dpfifo_l011                               ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; cntr_do7                                    ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; altsyncram_nio1                             ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; cntr_1ob                                    ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; cntr_1ob                                    ; work         ;
;       |mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|                                                                           ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; mi3_jtag_uart_0_scfifo_w                    ; mi3          ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; scfifo                                      ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; scfifo_jr21                                 ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; a_dpfifo_l011                               ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; cntr_do7                                    ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; altsyncram_nio1                             ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; cntr_1ob                                    ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; cntr_1ob                                    ; work         ;
;    |mi3_mm_interconnect_0:mm_interconnect_0|                                                                                            ; 626 (0)             ; 351 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; mi3_mm_interconnect_0                       ; mi3          ;
;       |altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|                                                                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|                                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|                                                                                 ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|                                                                               ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|                                                                                   ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                       ; mi3          ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                  ; mi3          ;
;       |altera_merlin_slave_agent:a_s1_agent|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:b_s1_agent|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:botao_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:dips_s1_agent|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:produto_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:quociente_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_agent:resto_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                   ; mi3          ;
;       |altera_merlin_slave_translator:a_s1_translator|                                                                                  ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:b_s1_translator|                                                                                  ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:botao_s1_translator|                                                                              ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:dips_s1_translator|                                                                               ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:produto_s1_translator|                                                                            ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:quociente_s1_translator|                                                                          ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:resto_s1_translator|                                                                              ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                                                             ; 7 (7)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator              ; mi3          ;
;       |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                                  ; 12 (12)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter               ; mi3          ;
;       |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                           ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter               ; mi3          ;
;       |mi3_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; mi3_mm_interconnect_0_cmd_demux             ; mi3          ;
;       |mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; mi3_mm_interconnect_0_cmd_demux_001         ; mi3          ;
;       |mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                       ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                       ; mi3_mm_interconnect_0_cmd_mux               ; mi3          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; mi3          ;
;       |mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                       ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                       ; mi3_mm_interconnect_0_cmd_mux               ; mi3          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; mi3          ;
;       |mi3_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                           ; 18 (14)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                           ; mi3_mm_interconnect_0_cmd_mux               ; mi3          ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                    ; mi3          ;
;       |mi3_mm_interconnect_0_router:router|                                                                                             ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; mi3_mm_interconnect_0_router                ; mi3          ;
;       |mi3_mm_interconnect_0_router_001:router_001|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; mi3_mm_interconnect_0_router_001            ; mi3          ;
;       |mi3_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                   ; mi3_mm_interconnect_0_rsp_demux             ; mi3          ;
;       |mi3_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                   ; mi3_mm_interconnect_0_rsp_demux             ; mi3          ;
;       |mi3_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                       ; mi3_mm_interconnect_0_rsp_demux             ; mi3          ;
;       |mi3_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                           ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; mi3_mm_interconnect_0_rsp_mux               ; mi3          ;
;       |mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                   ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; mi3_mm_interconnect_0_rsp_mux_001           ; mi3          ;
;    |mi3_nios2_gen2_0:nios2_gen2_0|                                                                                                      ; 2058 (33)           ; 1539 (39)                 ; 62144       ; 6            ; 0       ; 3         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; mi3_nios2_gen2_0                            ; mi3          ;
;       |mi3_nios2_gen2_0_cpu:cpu|                                                                                                        ; 2025 (1735)         ; 1500 (1167)               ; 62144       ; 6            ; 0       ; 3         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; mi3_nios2_gen2_0_cpu                        ; mi3          ;
;          |mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht|                                                                     ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                         ; mi3_nios2_gen2_0_cpu_bht_module             ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                |altsyncram_97d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                ; altsyncram_97d1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data|                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                 ; mi3_nios2_gen2_0_cpu_dc_data_module         ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                |altsyncram_kdf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                        ; altsyncram_kdf1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag|                                                               ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                   ; mi3_nios2_gen2_0_cpu_dc_tag_module          ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                |altsyncram_vfc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 448         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vfc1:auto_generated                                                                                                                                                                          ; altsyncram_vfc1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim|                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                             ; mi3_nios2_gen2_0_cpu_dc_victim_module       ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                  ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                    ; altsyncram_r3d1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data|                                                             ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                 ; mi3_nios2_gen2_0_cpu_ic_data_module         ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                                         ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                        ; altsyncram_cjd1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag|                                                               ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                   ; mi3_nios2_gen2_0_cpu_ic_tag_module          ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                |altsyncram_5ad1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated                                                                                                                                                                          ; altsyncram_5ad1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|                                                            ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                ; mi3_nios2_gen2_0_cpu_mult_cell              ; mi3          ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                |altera_mult_add_vkp2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                         ; altera_mult_add_vkp2                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                    ; work         ;
;                            |mult_jp01:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                               ; mult_jp01                                   ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                |altera_mult_add_vkp2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                         ; altera_mult_add_vkp2                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                    ; work         ;
;                            |mult_j011:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                               ; mult_j011                                   ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                |altera_mult_add_vkp2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                         ; altera_mult_add_vkp2                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                         |lpm_mult:Mult0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                    ; work         ;
;                            |mult_j011:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                               ; mult_j011                                   ; work         ;
;          |mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|                                                            ; 288 (35)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; mi3_nios2_gen2_0_cpu_nios2_oci              ; mi3          ;
;             |mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; mi3_nios2_gen2_0_cpu_debug_slave_wrapper    ; mi3          ;
;                |mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; mi3_nios2_gen2_0_cpu_debug_slave_sysclk     ; mi3          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                     ; work         ;
;                |mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck                                                            ; mi3_nios2_gen2_0_cpu_debug_slave_tck        ; mi3          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                     ; work         ;
;                |sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy|                                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                      ; work         ;
;             |mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|                                           ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; mi3_nios2_gen2_0_cpu_nios2_avalon_reg       ; mi3          ;
;             |mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break|                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; mi3_nios2_gen2_0_cpu_nios2_oci_break        ; mi3          ;
;             |mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug|                                             ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; mi3_nios2_gen2_0_cpu_nios2_oci_debug        ; mi3          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                     ; work         ;
;             |mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|                                                   ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; mi3_nios2_gen2_0_cpu_nios2_ocimem           ; mi3          ;
;                |mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram|                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; mi3_nios2_gen2_0_cpu_ociram_sp_ram_module   ; mi3          ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                  ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; mi3_nios2_gen2_0_cpu_register_bank_a_module ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                |altsyncram_fic1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                        ; altsyncram_fic1                             ; work         ;
;          |mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b|                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; mi3_nios2_gen2_0_cpu_register_bank_b_module ; mi3          ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                |altsyncram_fic1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                        ; altsyncram_fic1                             ; work         ;
;    |mi3_onchip_memory2_0:onchip_memory2_0|                                                                                              ; 1 (1)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                   ; mi3_onchip_memory2_0                        ; mi3          ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;          |altsyncram_3ti1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ti1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_3ti1                             ; work         ;
;    |mi3_produto:produto|                                                                                                                ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_produto:produto                                                                                                                                                                                                                                                                                                                                     ; mi3_produto                                 ; mi3          ;
;    |mi3_produto:quociente|                                                                                                              ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_produto:quociente                                                                                                                                                                                                                                                                                                                                   ; mi3_produto                                 ; mi3          ;
;    |mi3_produto:resto|                                                                                                                  ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_produto:resto                                                                                                                                                                                                                                                                                                                                       ; mi3_produto                                 ; mi3          ;
;    |mi3_uart_0:uart_0|                                                                                                                  ; 131 (0)             ; 99 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                       ; mi3_uart_0                                  ; mi3          ;
;       |mi3_uart_0_regs:the_mi3_uart_0_regs|                                                                                             ; 33 (33)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs                                                                                                                                                                                                                                                                                                   ; mi3_uart_0_regs                             ; mi3          ;
;       |mi3_uart_0_rx:the_mi3_uart_0_rx|                                                                                                 ; 57 (57)             ; 41 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx                                                                                                                                                                                                                                                                                                       ; mi3_uart_0_rx                               ; mi3          ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                   ; altera_std_synchronizer                     ; work         ;
;       |mi3_uart_0_tx:the_mi3_uart_0_tx|                                                                                                 ; 41 (41)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx                                                                                                                                                                                                                                                                                                       ; mi3_uart_0_tx                               ; mi3          ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                      ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                                 ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                ; GHVD5181                                    ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                              ; LQYT7093                                    ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                            ; KIFI3548                                    ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                            ; LQYT7093                                    ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                            ; PUDL0439                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 167 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 166 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 166 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                     ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 166 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                 ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 165 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 165 (119)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                        ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm              ; sld_shadow_jsm                              ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vfc1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 7            ; 64           ; 7            ; 448    ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 12           ; 128          ; 12           ; 1536   ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                                ;
; mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ti1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+---------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A           ; |mi3                                                                                                                                                                                                                                                                                                                  ; mi3.qsys        ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_a:a                                                                                                                                                                                                                                                                                                          ; mi3.qsys        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                              ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                          ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                              ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                ;                 ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_a:b                                                                                                                                                                                                                                                                                                          ; mi3.qsys        ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_botao:botao                                                                                                                                                                                                                                                                                                  ; mi3.qsys        ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_dips:dips                                                                                                                                                                                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_irq_mapper               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_avalon_jtag_uart         ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                      ; mi3.qsys        ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                          ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent                                                                                                                                                                                                                                     ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator                                                                                                                                                                                                                           ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent                                                                                                                                                                                                                                     ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator                                                                                                                                                                                                                           ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent                                                                                                                                                                                                                                 ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator                                                                                                                                                                                                                       ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent                                                                                                                                                                                                                                  ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                       ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                  ; mi3.qsys        ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                           ; mi3.qsys        ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                      ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                             ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                   ; mi3.qsys        ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                         ; mi3.qsys        ;
; Altera ; altera_merlin_traffic_limiter   ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                               ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                      ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent                                                                                                                                                                                                                               ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo                                                                                                                                                                                                                          ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator                                                                                                                                                                                                                     ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent                                                                                                                                                                                                                             ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator                                                                                                                                                                                                                   ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent                                                                                                                                                                                                                                 ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator                                                                                                                                                                                                                       ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router                                                                                                                                                                                                                                      ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_008                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_009                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_010                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_011                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_012                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                        ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                    ; mi3.qsys        ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                           ; mi3.qsys        ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                      ; mi3.qsys        ;
; Altera ; altera_nios2_gen2               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                    ; mi3.qsys        ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht                                                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace|mi3_nios2_gen2_0_cpu_nios2_oci_td_mode:mi3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo|mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_im:the_mi3_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_itrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_pib:the_mi3_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; OpenCore Plus ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_avalon_onchip_memory2    ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_produto:produto                                                                                                                                                                                                                                                                                              ; mi3.qsys        ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_produto:quociente                                                                                                                                                                                                                                                                                            ; mi3.qsys        ;
; Altera ; altera_avalon_pio               ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_produto:resto                                                                                                                                                                                                                                                                                                ; mi3.qsys        ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A           ; |mi3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; mi3.qsys        ;
; Altera ; altera_avalon_uart              ; 16.1    ; N/A          ; N/A           ; |mi3|mi3_uart_0:uart_0                                                                                                                                                                                                                                                                                                ; mi3.qsys        ;
+--------+---------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator|av_chipselect_pre                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[10..15]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_dips:dips|readdata[4..31]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..4,6..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[16..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_im:the_mi3_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_im:the_mi3_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                       ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                       ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                       ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                      ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                      ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                         ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                         ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                         ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ;
; mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                                ; Merged with mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..14]                                                                                                                                                                                                                       ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[15]                                                                                                                                                                                                                          ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                   ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                   ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                             ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                         ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                         ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                            ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                      ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                      ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                      ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                    ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                       ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                       ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                       ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                           ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                           ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                           ; Merged with mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[2]                                                                                                                                                                           ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                  ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,6..9,11..15]                                                                                                                                                                                                              ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[15]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 576                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                 ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                  ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                     ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                  ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                          ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                          ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                       ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                           ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ;                           ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[15]                                                                                                                                                                                                                          ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; mi3_dips:dips|readdata[24]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[24]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[23]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[23]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[22]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[22]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[20]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[20]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[19]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[19]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[18]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[18]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[17]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[17]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[16]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[16]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[15]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[15]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[14]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[14]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[13]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[13]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[12]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[12]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[11]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[11]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[10]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[10]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[9]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[9]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[8]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[8]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[7]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[7]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[6]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[6]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[5]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[5]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[4]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[4]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                           ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[21]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[21]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[15]                                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[14]                                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                     ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                     ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                     ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                     ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                  ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                  ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                  ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                  ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                    ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                    ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                    ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                    ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                    ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                          ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                            ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[13]                                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                       ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                       ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                       ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                       ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[12]                                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[11]                                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs|readdata[10]                                                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[31]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[31]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[30]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[30]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[29]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[29]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[28]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[28]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[27]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[27]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_dips:dips|readdata[26]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[26]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                      ; Lost Fanouts              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; mi3_dips:dips|readdata[25]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|av_readdata_pre[25]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                       ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                      ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                          ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                          ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                    ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                  ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                      ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                     ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                 ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                  ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                           ; Stuck at GND              ; mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC              ; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                         ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2446  ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 208   ;
; Number of registers using Asynchronous Clear ; 2056  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1512  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx|txd                                                                                                                                                                                                                                                                           ; 1       ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ; 41      ;
; mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx|pre_txd                                                                                                                                                                                                                                                                       ; 2       ;
; mi3_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                      ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                        ; 11      ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                             ; 13      ;
; mi3_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                               ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                         ; 2       ;
; mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                      ; 5       ;
; mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                            ; 3       ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                           ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mi3|mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mi3|mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|d_writedata[20]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mi3|mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                                                         ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_inst_result[5]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |mi3|mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mi3|mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                             ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|E_logic_result[25]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|D_src2_reg[10]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[30]                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                          ;
; 9:1                ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|src_data[79]                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mi3|mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                               ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |mi3|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |mi3|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ti1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for mi3_uart_0:uart_0        ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------------------------------+-------------+
; Parameter Name ; Value                                               ; Type        ;
+----------------+-----------------------------------------------------+-------------+
; INIT_FILE      ; C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex ; String      ;
+----------------+-----------------------------------------------------+-------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------+-------------------+
; Parameter Name                     ; Value                                               ; Type              ;
+------------------------------------+-----------------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped           ;
; OPERATION_MODE                     ; SINGLE_PORT                                         ; Untyped           ;
; WIDTH_A                            ; 32                                                  ; Signed Integer    ;
; WIDTHAD_A                          ; 13                                                  ; Signed Integer    ;
; NUMWORDS_A                         ; 5120                                                ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped           ;
; WIDTH_B                            ; 1                                                   ; Untyped           ;
; WIDTHAD_B                          ; 1                                                   ; Untyped           ;
; NUMWORDS_B                         ; 1                                                   ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 4                                                   ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped           ;
; BYTE_SIZE                          ; 8                                                   ; Signed Integer    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                           ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped           ;
; INIT_FILE                          ; C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped           ;
; MAXIMUM_DEPTH                      ; 5120                                                ; Signed Integer    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_3ti1                                     ; Untyped           ;
+------------------------------------+-----------------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                           ;
; ADDR_W                    ; 16    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                            ;
; ADDR_W                    ; 16    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                        ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                   ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                   ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                        ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                   ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                   ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                              ;
; ADDR_W                    ; 16    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                            ;
; ADDR_W                    ; 16    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                             ;
; ADDR_W                    ; 16    ; Signed Integer                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|mi3_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                             ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_003|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_004|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_006|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_007|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_008|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_009|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_010|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_011|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_012|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                  ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                              ;
; Entity Instance            ; mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                   ;
;     -- lpm_width           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
; Entity Instance            ; mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                   ;
;     -- lpm_width           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 1                                                               ;
; Entity Instance                           ; mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                              ;
;     -- NUMWORDS_A                         ; 5120                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|mi3_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:resto_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:resto_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quociente_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quociente_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:produto_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:produto_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:b_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:b_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:a_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:a_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:botao_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:botao_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dips_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dips_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:resto_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quociente_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:produto_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:b_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:a_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:botao_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_uart_0:uart_0"                                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                          ;
+--------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_nios2_gen2_0:nios2_gen2_0"        ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mi3_jtag_uart_0:jtag_uart_0"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 224                         ;
; cycloneiii_ff         ; 2283                        ;
;     CLR               ; 686                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 33                          ;
;     ENA               ; 139                         ;
;     ENA CLR           ; 1133                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 92                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 11                          ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 3135                        ;
;     arith             ; 180                         ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 91                          ;
;     normal            ; 2955                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 327                         ;
;         3 data inputs ; 925                         ;
;         4 data inputs ; 1667                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 261                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 167                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 158                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 46                                       ;
;         4 data inputs ; 76                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.06                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:34     ;
; sld_hub:auto_hub ; 00:00:02     ;
; pzdyqx:nabboc    ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 30 03:10:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mi3 -c mi3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "mi3.qsys"
Info (12250): 2017.11.30.03:11:06 Progress: Loading mi3/mi3.qsys
Info (12250): 2017.11.30.03:11:08 Progress: Reading input file
Info (12250): 2017.11.30.03:11:08 Progress: Adding a [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:09 Progress: Parameterizing module a
Info (12250): 2017.11.30.03:11:09 Progress: Adding b [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:09 Progress: Parameterizing module b
Info (12250): 2017.11.30.03:11:09 Progress: Adding botao [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:09 Progress: Parameterizing module botao
Info (12250): 2017.11.30.03:11:09 Progress: Adding clk_0 [clock_source 16.1]
Info (12250): 2017.11.30.03:11:12 Progress: Parameterizing module clk_0
Info (12250): 2017.11.30.03:11:12 Progress: Adding dips [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:12 Progress: Parameterizing module dips
Info (12250): 2017.11.30.03:11:12 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Info (12250): 2017.11.30.03:11:12 Progress: Parameterizing module jtag_uart_0
Info (12250): 2017.11.30.03:11:12 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Info (12250): 2017.11.30.03:11:13 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2017.11.30.03:11:13 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Info (12250): 2017.11.30.03:11:13 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2017.11.30.03:11:13 Progress: Adding produto [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:13 Progress: Parameterizing module produto
Info (12250): 2017.11.30.03:11:13 Progress: Adding quociente [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:13 Progress: Parameterizing module quociente
Info (12250): 2017.11.30.03:11:13 Progress: Adding resto [altera_avalon_pio 16.1]
Info (12250): 2017.11.30.03:11:13 Progress: Parameterizing module resto
Info (12250): 2017.11.30.03:11:13 Progress: Adding uart_0 [altera_avalon_uart 16.1]
Info (12250): 2017.11.30.03:11:14 Progress: Parameterizing module uart_0
Info (12250): 2017.11.30.03:11:14 Progress: Building connections
Info (12250): 2017.11.30.03:11:14 Progress: Parameterizing connections
Info (12250): 2017.11.30.03:11:14 Progress: Validating
Info (12250): 2017.11.30.03:11:18 Progress: Done reading input file
Info (12250): Mi3.dips: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Mi3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Mi3.produto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Mi3.quociente: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Mi3.resto: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Mi3.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info (12250): Mi3: Generating mi3 "mi3" for QUARTUS_SYNTH
Info (12250): A: Starting RTL generation for module 'mi3_a'
Info (12250): A:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_a --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0001_a_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0001_a_gen//mi3_a_component_configuration.pl  --do_build_sim=0  ]
Info (12250): A: Done RTL generation for module 'mi3_a'
Info (12250): A: "mi3" instantiated altera_avalon_pio "a"
Info (12250): Botao: Starting RTL generation for module 'mi3_botao'
Info (12250): Botao:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_botao --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0002_botao_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0002_botao_gen//mi3_botao_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Botao: Done RTL generation for module 'mi3_botao'
Info (12250): Botao: "mi3" instantiated altera_avalon_pio "botao"
Info (12250): Dips: Starting RTL generation for module 'mi3_dips'
Info (12250): Dips:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_dips --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0003_dips_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0003_dips_gen//mi3_dips_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Dips: Done RTL generation for module 'mi3_dips'
Info (12250): Dips: "mi3" instantiated altera_avalon_pio "dips"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'mi3_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mi3_jtag_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0004_jtag_uart_0_gen//mi3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'mi3_jtag_uart_0'
Info (12250): Jtag_uart_0: "mi3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "mi3" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'mi3_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mi3_onchip_memory2_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0005_onchip_memory2_0_gen//mi3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'mi3_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "mi3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Produto: Starting RTL generation for module 'mi3_produto'
Info (12250): Produto:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi3_produto --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0006_produto_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0006_produto_gen//mi3_produto_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Produto: Done RTL generation for module 'mi3_produto'
Info (12250): Produto: "mi3" instantiated altera_avalon_pio "produto"
Info (12250): Uart_0: Starting RTL generation for module 'mi3_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mi3_uart_0 --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0007_uart_0_gen//mi3_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'mi3_uart_0'
Info (12250): Uart_0: "mi3" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "mi3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "mi3" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "mi3" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'mi3_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mi3_nios2_gen2_0_cpu --dir=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/LUCIAP~1/AppData/Local/Temp/alt7500_3359835685369430063.dir/0010_cpu_gen//mi3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2017.11.30 03:12:22 (*) Starting Nios II generation
Info (12250): Cpu: # 2017.11.30 03:12:22 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2017.11.30 03:12:24 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info (12250): Cpu: # 2017.11.30 03:12:24 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2017.11.30 03:12:24 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2017.11.30 03:12:24 (*)   Plaintext license not found.
Info (12250): Cpu: # 2017.11.30 03:12:24 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2017.11.30 03:12:27 (*)     Testbench
Info (12250): Cpu: # 2017.11.30 03:12:28 (*)     Instruction decoding
Info (12250): Cpu: # 2017.11.30 03:12:28 (*)       Instruction fields
Info (12250): Cpu: # 2017.11.30 03:12:29 (*)       Instruction decodes
Info (12250): Cpu: # 2017.11.30 03:12:31 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2017.11.30 03:12:32 (*)       Instruction controls
Info (12250): Cpu: # 2017.11.30 03:12:32 (*)     Pipeline frontend
Info (12250): Cpu: # 2017.11.30 03:12:32 (*)     Pipeline backend
Info (12250): Cpu: # 2017.11.30 03:12:44 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2017.11.30 03:12:52 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2017.11.30 03:12:55 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'mi3_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Mi3: Done "mi3" with 33 modules, 52 files
Info (12249): Finished elaborating Qsys system entity "mi3.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/mi3.v
    Info (12023): Found entity 1: mi3 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_irq_mapper.sv
    Info (12023): Found entity 1: mi3_irq_mapper File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0.v
    Info (12023): Found entity 1: mi3_mm_interconnect_0 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mi3_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_rsp_demux_003 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_cmd_mux_003 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: mi3_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: mi3_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: mi3_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mi3_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: mi3_mm_interconnect_0_router File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file mi3/synthesis/submodules/mi3_uart_0.v
    Info (12023): Found entity 1: mi3_uart_0_tx File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 21
    Info (12023): Found entity 2: mi3_uart_0_rx_stimulus_source File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 194
    Info (12023): Found entity 3: mi3_uart_0_rx File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 288
    Info (12023): Found entity 4: mi3_uart_0_regs File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 547
    Info (12023): Found entity 5: mi3_uart_0 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_produto.v
    Info (12023): Found entity 1: mi3_produto File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_produto.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_onchip_memory2_0.v
    Info (12023): Found entity 1: mi3_onchip_memory2_0 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0_cpu_ic_data_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: mi3_nios2_gen2_0_cpu_ic_tag_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: mi3_nios2_gen2_0_cpu_bht_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: mi3_nios2_gen2_0_cpu_register_bank_a_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: mi3_nios2_gen2_0_cpu_register_bank_b_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: mi3_nios2_gen2_0_cpu_dc_tag_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: mi3_nios2_gen2_0_cpu_dc_data_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: mi3_nios2_gen2_0_cpu_dc_victim_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: mi3_nios2_gen2_0_cpu_nios2_oci_debug File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: mi3_nios2_gen2_0_cpu_nios2_oci_break File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: mi3_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: mi3_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: mi3_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: mi3_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: mi3_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: mi3_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: mi3_nios2_gen2_0_cpu_nios2_oci_pib File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: mi3_nios2_gen2_0_cpu_nios2_oci_im File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: mi3_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: mi3_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: mi3_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: mi3_nios2_gen2_0_cpu_nios2_ocimem File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: mi3_nios2_gen2_0_cpu_nios2_oci File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: mi3_nios2_gen2_0_cpu File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0_cpu_debug_slave_tck File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0_cpu_mult_cell File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: mi3_nios2_gen2_0_cpu_test_bench File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file mi3/synthesis/submodules/mi3_jtag_uart_0.v
    Info (12023): Found entity 1: mi3_jtag_uart_0_sim_scfifo_w File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: mi3_jtag_uart_0_scfifo_w File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: mi3_jtag_uart_0_sim_scfifo_r File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: mi3_jtag_uart_0_scfifo_r File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: mi3_jtag_uart_0 File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_dips.v
    Info (12023): Found entity 1: mi3_dips File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_dips.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_botao.v
    Info (12023): Found entity 1: mi3_botao File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_botao.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi3/synthesis/submodules/mi3_a.v
    Info (12023): Found entity 1: mi3_a File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_a.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mi.bdf
    Info (12023): Found entity 1: mi
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/mi3.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/mi3.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_avalon_sc_fifo.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_avalon_st_pipeline_base.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_avalon_st_pipeline_base.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_avalon_st_pipeline_base.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_arbitrator.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_arbitrator.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_burst_uncompressor.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_master_agent.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_master_agent.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_master_translator.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_master_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_master_translator.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_reorder_memory.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_reorder_memory.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_reorder_memory.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_slave_agent.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_slave_agent.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_slave_translator.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_translator.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_slave_translator.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_merlin_traffic_limiter.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_traffic_limiter.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_merlin_traffic_limiter.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_reset_controller.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_reset_controller.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/altera_reset_synchronizer.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_synchronizer.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/altera_reset_synchronizer.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_a.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_a.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_a.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_botao.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_botao.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_botao.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_dips.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_dips.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_dips.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_irq_mapper.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_irq_mapper.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_irq_mapper.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_jtag_uart_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_jtag_uart_0.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_demux_001.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_cmd_mux_003.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_001.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router_001.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_002.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router_002.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_router_005.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_router_005.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_demux_003.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_sysclk.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_tck.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_test_bench.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_test_bench.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_nios2_gen2_0_cpu_test_bench.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_onchip_memory2_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_onchip_memory2_0.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_produto.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_produto.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_produto.v
Info (15248): File "c:/intelfpga_lite/16.1/mi3/db/ip/mi3/submodules/mi3_uart_0.v" is a duplicate of already analyzed file "C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/mi3/submodules/mi3_uart_0.v
Info (12127): Elaborating entity "mi3" for the top level hierarchy
Info (12128): Elaborating entity "mi3_a" for hierarchy "mi3_a:a" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 100
Info (12128): Elaborating entity "mi3_botao" for hierarchy "mi3_botao:botao" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 122
Info (12128): Elaborating entity "mi3_dips" for hierarchy "mi3_dips:dips" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 130
Info (12128): Elaborating entity "mi3_jtag_uart_0" for hierarchy "mi3_jtag_uart_0:jtag_uart_0" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 143
Info (12128): Elaborating entity "mi3_jtag_uart_0_scfifo_w" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/intelFPGA_lite/16.1/mi3/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/intelFPGA_lite/16.1/mi3/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/16.1/mi3/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/intelFPGA_lite/16.1/mi3/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/intelFPGA_lite/16.1/mi3/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/intelFPGA_lite/16.1/mi3/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_w:the_mi3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/intelFPGA_lite/16.1/mi3/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "mi3_jtag_uart_0_scfifo_r" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|mi3_jtag_uart_0_scfifo_r:the_mi3_jtag_uart_0_scfifo_r" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "mi3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:mi3_jtag_uart_0_alt_jtag_atlantic" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "mi3_nios2_gen2_0" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 174
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_test_bench" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_test_bench:the_mi3_nios2_gen2_0_cpu_test_bench" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 5971
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_ic_data_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 6973
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_data_module:mi3_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 7039
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf
    Info (12023): Found entity 1: altsyncram_5ad1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_5ad1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ad1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_ic_tag_module:mi3_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_bht_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 7237
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_97d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_bht_module:mi3_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 8185
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_fic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_a_module:mi3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_register_bank_b_module:mi3_nios2_gen2_0_cpu_register_bank_b" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 8203
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_mult_cell" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 8788
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/intelFPGA_lite/16.1/mi3/db/altera_mult_add_vkp2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/intelFPGA_lite/16.1/mi3/db/altera_mult_add_vkp2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 9210
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vfc1.tdf
    Info (12023): Found entity 1: altsyncram_vfc1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_vfc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vfc1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_tag_module:mi3_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vfc1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_dc_data_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 9276
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_kdf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_data_module:mi3_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 9388
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_dc_victim_module:mi3_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 10141
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_debug:the_mi3_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_break:the_mi3_nios2_gen2_0_cpu_nios2_oci_break" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_mi3_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_itrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_mi3_nios2_gen2_0_cpu_nios2_oci_dtrace|mi3_nios2_gen2_0_cpu_nios2_oci_td_mode:mi3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo|mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_mi3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_fifo:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo|mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_mi3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_pib:the_mi3_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_oci_im:the_mi3_nios2_gen2_0_cpu_nios2_oci_im" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_avalon_reg:the_mi3_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_nios2_ocimem:the_mi3_nios2_gen2_0_cpu_nios2_ocimem|mi3_nios2_gen2_0_cpu_ociram_sp_ram_module:mi3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_tck:the_mi3_nios2_gen2_0_cpu_debug_slave_tck" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "mi3_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|mi3_nios2_gen2_0_cpu_debug_slave_sysclk:the_mi3_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_nios2_oci:the_mi3_nios2_gen2_0_cpu_nios2_oci|mi3_nios2_gen2_0_cpu_debug_slave_wrapper:the_mi3_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:mi3_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "mi3_onchip_memory2_0" for hierarchy "mi3_onchip_memory2_0:onchip_memory2_0" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ti1.tdf
    Info (12023): Found entity 1: altsyncram_3ti1 File: C:/intelFPGA_lite/16.1/mi3/db/altsyncram_3ti1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3ti1" for hierarchy "mi3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_3ti1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "mi3_onchip_memory2_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10 File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "mi3_onchip_memory2_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/intelFPGA_lite/16.1/mi3/mi3_onchip_memory2_0.hex Line: 11
Info (12128): Elaborating entity "mi3_produto" for hierarchy "mi3_produto:produto" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 196
Info (12128): Elaborating entity "mi3_uart_0" for hierarchy "mi3_uart_0:uart_0" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 227
Info (12128): Elaborating entity "mi3_uart_0_tx" for hierarchy "mi3_uart_0:uart_0|mi3_uart_0_tx:the_mi3_uart_0_tx" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 867
Info (12128): Elaborating entity "mi3_uart_0_rx" for hierarchy "mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 885
Info (12128): Elaborating entity "mi3_uart_0_rx_stimulus_source" for hierarchy "mi3_uart_0:uart_0|mi3_uart_0_rx:the_mi3_uart_0_rx|mi3_uart_0_rx_stimulus_source:the_mi3_uart_0_rx_stimulus_source" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 366
Info (12128): Elaborating entity "mi3_uart_0_regs" for hierarchy "mi3_uart_0:uart_0|mi3_uart_0_regs:the_mi3_uart_0_regs" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 916
Info (12128): Elaborating entity "mi3_mm_interconnect_0" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 298
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 882
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 942
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1006
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1070
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1134
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dips_s1_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1198
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1646
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1727
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1808
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1892
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 1933
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3199
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_default_decode" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router:router|mi3_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router.sv Line: 194
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_001" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3215
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_001_default_decode" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_001:router_001|mi3_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_002" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3231
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_002_default_decode" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_002:router_002|mi3_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_005" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3279
Info (12128): Elaborating entity "mi3_mm_interconnect_0_router_005_default_decode" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_router_005:router_005|mi3_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3441
Info (12128): Elaborating entity "mi3_mm_interconnect_0_cmd_demux" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3568
Info (12128): Elaborating entity "mi3_mm_interconnect_0_cmd_demux_001" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3597
Info (12128): Elaborating entity "mi3_mm_interconnect_0_cmd_mux" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3620
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mi3_mm_interconnect_0_cmd_mux_003" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3683
Info (12128): Elaborating entity "mi3_mm_interconnect_0_rsp_demux" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3825
Info (12128): Elaborating entity "mi3_mm_interconnect_0_rsp_demux_003" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 3888
Info (12128): Elaborating entity "mi3_mm_interconnect_0_rsp_mux" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 4084
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mi3_mm_interconnect_0_rsp_mux_001" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 4113
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mi3_mm_interconnect_0_avalon_st_adapter" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0.v Line: 4142
Info (12128): Elaborating entity "mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "mi3_mm_interconnect_0:mm_interconnect_0|mi3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mi3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "mi3_irq_mapper" for hierarchy "mi3_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 305
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 368
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_mi3_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.11.30.03:13:54 Progress: Loading sld75bf76c9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/16.1/mi3/db/ip/sld75bf76c9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/intelFPGA_lite/16.1/mi3/db/mult_jp01.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "mi3_nios2_gen2_0:nios2_gen2_0|mi3_nios2_gen2_0_cpu:cpu|mi3_nios2_gen2_0_cpu_mult_cell:the_mi3_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/intelFPGA_lite/16.1/mi3/db/mult_j011.tdf Line: 29
Warning (12069): Ignored assignment(s) for "botao_export[0]" because "botao_export" is not a bus or array File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/mi3.v Line: 9
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/16.1/mi3/mi3/synthesis/submodules/mi3_uart_0.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/16.1/mi3/output_files/mi3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 106 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 4520 logic cells
    Info (21064): Implemented 261 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Thu Nov 30 03:15:10 2017
    Info: Elapsed time: 00:05:00
    Info: Total CPU time (on all processors): 00:08:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/16.1/mi3/output_files/mi3.map.smsg.


