================================================================================ 
Commit: 346cadcb461a099774b599d7c068140018ecad83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:40:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1451_00

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 17:53:10 2020 -0800
Change-Id: I6c33adb9aee715d46a3cfe8b3cc7169c9ea9d60e
Original commit hash: f109599880eaf589cfe1a4bfc3de8736f3e918ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dcf97d436e37abed3beb1988f0ffeab8a5ae290e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:40:02 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] CpuFeaturesPei should not link a different Debug Library than rest of FSP.

Remove DebugLib|MdePkg/Library/BaseDebugLibSerialPort/BaseDebugLibSerialPort.inf

Hsd-es-id: 22011305569
Original commit date: Fri Oct 30 14:43:45 2020 +0800
Change-Id: I9be737d631ee403daf5faeb9b27c5b2c087f1d0a
Original commit hash: 10bac3ccdfa34579a8c117de943d39170ece6416

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: 9cab863f77fab65912ffd8d9c648803c4e4e24b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:59 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLake FSP: Adjust fsp m and s size to have more rooms to other bios component

Hsd-es-id: 1508473491
Original commit date: Wed Oct 28 16:55:12 2020 +0800
Change-Id: I947b4902375ed5cf6e39945a4f1fb8ef2308bc43
Original commit hash: 73b1d252eed6652f9b2daece3697c64d06497d28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: fc540b1ad4eebb7f4bb5519646efddac4b306f15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:54 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Enable the GCC support in Fsp Wrapper - PCH

1. Remove unused variable
2. For array assign value, need to use static to prevent _memcpy error
3. Align using case by #if .. #endif

Hsd-es-id: 1508491115
Original commit date: Mon Nov 2 09:07:58 2020 +0800
Change-Id: I95c01e1a9eb300a43a90c3a18139a61f272f128d
Original commit hash: c7a56115f806630ed60ab7d78574e4be286836dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
Features/Audio/SndwFeaturePkg/LibraryPrivate/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c

================================================================================ 
Commit: 2cc16c2840d02f19d89d0ccd9f84167c9f5a6f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:37 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c9aaabff9a4d20a4e110522e64404c40abeee5ac)

Mon Nov 2 23:28:00 2020 +0000
Original commit date: Mon Nov 2 23:28:00 2020 +0000
Original commit hash: 48c006f86f13b4edaa08fd4a24d1f3047523cd4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4da4df781d59dc8af810b43b42abeddc84e7e036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:32 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012057577][ADL-P | LP4 LP5] Sync LP4 initial ODT, RCOMP and Vdd related settings from TGL to ADL

Changes:
1) Sync below ODT and RCOMP settings from TGL.
   DQODT: 1R-40, 2R-48
   CAODT: 1R-48, 2R-60
   RdOdt: 40, WrDS: 40, WrDSCmd: 30, WrDSCtl: 30, WrDSClk: 30
2) Vdd is derived from Outputs->VccddqVoltage instead of fixed Vdd of VDD_1_10.
3) Enable Inputs->VddqVoltageOverride knob to update Vdd through setup knob.

Other changes:
1) Set DataDqsTxRxCtl.Bits.dqstx_cmn_txvttparkendqsn = Lpddr for DQS overshoot protection.
2) Set LP4 SafeConfig frequency to f1067.

Hsd-es-id: 16012057577
Original commit date: Sun Nov 1 22:29:08 2020 +0530
Change-Id: I260078495a875d3e628b930447c95da6437847ac
Original commit hash: ce2de5350ec188e81cddcebfb206a5fa382d4932

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d222254ae41e7d6a68e81741758804c52d4d8ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:24 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a48fdb86f7c28117c955e9be481ec1fdcce7c9f2)

Mon Nov 2 21:54:15 2020 +0000
Original commit date: Mon Nov 2 21:54:15 2020 +0000
Original commit hash: af411fce79c9b123e6477cf40df536727b1e607b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f1db1f2eee703aadc2337dc3c39f26e6ba52c24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:21 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308114226][ADL-S | DDR4] Enable DDR4_1DPC

Remove Ddr4OneDpc feature disable from MrcSafeMode()

Hsd-es-id: 1308114226
Original commit date: Sun Nov 1 18:22:59 2020 +0200
Change-Id: I95daf05c7ef2716c5959faeb4d8c33b8d787b17b
Original commit hash: 470039cb411aa65ff6da7501d286101851afe524

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8a300bb45f9037306e564c8a6e488be75902ed15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:39:02 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0]- Change default settings for PEG60/10

Hsd-es-id: 1508377162
Original commit date: Wed Oct 21 22:25:25 2020 +0530
Change-Id: I5d043a8084b6055c582d03521f01d01dc7e98f1a
Original commit hash: 483a3bdd7517d53f9bd6669baa967e45b739ff25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 15c74b0a7a7a32dc7d0d5f1cb41021f1627ce037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:55 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Power sequence change for Touch pannels in RTD3.

 Merge from ADL-S HSD:16011767848

Hsd-es-id: N/A
Original commit date: Mon Nov 2 17:06:57 2020 +0530
Change-Id: Ia93d9894bead6c3a10c91ee3cf566b680030558f
Original commit hash: 5ae8d61764f0b046192259c0fb068845beffb7e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl

================================================================================ 
Commit: 5cd9941579f2e9ed51028458535232d9d444dddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:50 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Enable back the PcdUsbcEcPdNegotiation to support EC-PD Design.

Corrected the PCD PcdUsbcEcPdNegotiation value to TRUE,
as ADL-P supports EC-PD design, for communication between EC and PD.

Hsd-es-id: 16012042017
Original commit date: Mon Nov 2 19:20:34 2020 +0530
Change-Id: I51d788da6bce2c1304349e0e916ca16535acd5f5
Original commit hash: 9b2c1e4feaf2d060f92903a2eb99581a0e1549e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d2622fd5a17b7fb85db9120e58aa60c85c6faa5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:47 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction for ADL P RVPs

Corrected the below PCD Values.
- PcdXhciAcpiTableSignature: Incorrectly re-updated in DXE.
  Removed duplicate.
- PcdWwanFullCardPowerOffGpioPolarity: Corrected as this PCD expects the
  Tx State value.
- PcdSataLedEnable: Enabled this PCD in board rework case.
- PcdUsbcEcPdNegotiation: Changed to FALSE as it is Ec-Less PD Design.
- PcdTouchpanelRstGpioPolarity: Corrected as this PCD expects the
  Tx State value.
- Updated the PatchTable updation in Dxe Phase.

Hsd-es-id: 16012042017
Original commit date: Mon Nov 2 13:48:06 2020 +0530
Change-Id: Iedb089bd81bff3f1c2a34e64dc670b4d895e85f4
Original commit hash: 55d02b479b3f10037f8ef306db837e3cbca248dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 97676a538641f2173a533759162e86852a1fe728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:44 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IpBlock/Pmc: PMC programming updates on IBL

There are some differences in PMC/ACPI service in
Integrated Boot Logic (IBL)
This change address the delta in PMC register definition and changes
Acpi BAR and SCI IRQ programming in order to meet the requirements.
In addition, unnecessary definitions have been removed.

Hsd-es-id: 18013202120
Original commit date: Mon Oct 5 14:18:15 2020 +0200
Change-Id: I411fb740867e1930be534616658e5c55e1ccdf77
Original commit hash: 1051c3729d1dbcfe8f8c29e8bb67e2665983b008

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 66d7d6245e799ba91d235d0319a404c07d39ea2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:42 2020 -0800 
-------------------------------------------------------------------------------- 
MeteorLakeBoardPkg\AlderLakeBoardPkg: Remove unused SoundWire devices definitions.

Removed SoundWire devices definitions from HdaSlaveDevices.asl and used definitions already defined in HdaSoundWireDev.asl.

Hsd-es-id: N/A
Original commit date: Mon Nov 2 12:49:42 2020 +0100
Change-Id: Id021c824307e57ebcc59e35d2f16caa0090f2a76
Original commit hash: d3d4da08426c0bbdd83aa3d65f33f0e8762b8947

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl

================================================================================ 
Commit: 6a48937cfe71da00901ed10637db11bb03d1b031 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:32 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] Need to correct Dekel Firmware status API

Hsd-es-id: 1508474528
Original commit date: Mon Nov 2 11:43:56 2020 +0530
Change-Id: I5097720d63aa1bb1e93bc9b109c32d9c75ad754d
Original commit hash: 4b0bdb0c8d0aae35edc1197cfd243eac60ea2420

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 86b0dea6528c19a29e9ad67b2a32ad6f27bc3935 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:30 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Responsiveness cold boot delay due to PreMemSaOnPolicy Module

Moved the CpuPcieCheckforLinkActive() call to post-mem for all Root ports.

Hsd-es-id: 22011571914
Original commit date: Thu Oct 29 14:46:59 2020 +0530
Change-Id: I3a0248da103bb984538eaf7ea55cc527db312ca9
Original commit hash: d82e0fa67e2c7e3807d1a8d3277fb344abaf40d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 8030ffdb97bdd7cceeac9f9d73ccd12f36f8fc32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:25 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: Update the setup option and Policy as per ADL P RVP

Update the CNV GPIO to F4 and F5
If CNVI is enabled UART2 should be disabled as GPIO pin is shared.

Hsd-es-id: NA
Original commit date: Thu Oct 22 20:51:44 2020 +0530
Change-Id: Ibee7568e7d85d41f4d5eccd9ffd814a88aece740
Original commit hash: 6b41290206ff3139d34120d6b4d7550af5f7738a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: bee15860b1802aa8cd1dc0f58bcdfdb71942425b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Mon Nov 2 01:39:55 2020 -0800
Change-Id: I0dd4c97fa463101cdbee80648e26bbc7b7bd5990
Original commit hash: 0225f376e80c4214f83cac55b7bfab1c5dd564f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 80a807d839dc54887e794171eb7c90c2ae8be13a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:10 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Chasm falls: Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align function implement and function define
3. Global variable duplicate declare

Hsd-es-id: 1508491131
Original commit date: Mon Nov 2 08:33:43 2020 +0800
Change-Id: I91b4b84f9a2f6774dba02b31931a36f493ce39ed
Original commit hash: 42ba3b68ab4fc320e306e9c1a96bc49a08229a84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDependencySupportLib/FmpDependencySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
AlderLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c

================================================================================ 
Commit: 29615a936d1ac24c0ad067606da5781d5c033b87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 86a3f3a66fb7118f98f6f777a6dc2eacd4c22bf4)

Mon Nov 2 08:45:45 2020 +0000
Original commit date: Mon Nov 2 08:45:45 2020 +0000
Original commit hash: 197081cff065b2269263036b97e3f55a15749be5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73b701b8b448195929d11e48ee6564088deeb8f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:02 2020 -0800 
-------------------------------------------------------------------------------- 
ADL: BIOS to remove the option to disable C6DRAM Mcheck
- Disaggregate MCHECK flow with C6DRAM

[
Hsd-es-id: 16011887553
Original commit date: Fri Oct 16 03:11:23 2020 -0700
Change-Id: I705dca2c61ec9540f243d2e35c46f32e4686e98b
Original commit hash: 4d4c7387ef0a0666f71d842c152fdc98fbc80150

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: e00fcb1bf3d2e7e63ed1b8d838e634e1c217698a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:38:00 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012871621][ADL-S | DDR5] ECT updates from ADL-P CTE

1. MrcIssueMpc: no need to go to 1N mode
2. Roundtrip Match should be called after DDR5 ECT, because we only do partial JEDEC Reset before ECT.
   Move MrcRoundTripMatch to a separate task in the MRC call table, invoked right after ReadLeveling.
   This way it will be called at the right spot in silicon and CTE as well, in gate and training steps cases.
3. Added more Device ID values for ADL-P
4. Add MrcChannelExist check in ProgramDeswizzleRegisters where we dump DESWIZZLE registers.
5. DDR5 ECT: FindCsTrainingLimits: shift CS PI to 0 after the sweep, and before CADB stop.
   This is to avoid DRAM latching a wrong command because CS PI is shifted to the right and CA pins will change value during CADB stop.

Hsd-es-id: 14012871621
Original commit date: Sun Nov 1 19:51:54 2020 -0800
Change-Id: Ic45e1b8aaa86043a32bbfe9245220b3d425d3dbb
Original commit hash: 3f5c288c09d088b37bad708d7fefc3a35c424113

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 9029d93cde722d5cfe5473650eb7ccbf2091d17e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS Aep new setup variable not get updated via. patch table
Changes made to update setup variable to get updated via. patch table

Hsd-es-id: 16012044487
Original commit date: Thu Oct 29 16:49:04 2020 +0530
Change-Id: Ia5c556f955c4d33f134ce87c4696852b697dd815
Original commit hash: f02a49e34c37ed38c53b20691c5bead212f8f633

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 6e632efbab0bc2f503cb73383f27348db5d9433d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:51 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][MR]Change request to BIOS - GPIO behavior definition

1. 10ms delay in RTD3 entry, S3/S4/S5/reset, plus 10ms delay in BIOS boot phase for S3/S4/S5/G3 exit.
2. Optimized _SB.PC00.RP09.PWRG

Hsd-es-id: 1308027828
Original commit date: Thu Oct 29 00:08:28 2020 -0700
Change-Id: I9b3d88921a73028db032178ff45b9988fb14409b
Original commit hash: d0365cec018052dd594c250ba56263a7a25062ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: f3fac3601787f5af58c6cbe3d768a643ad03966e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:48 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 60af1bf4d810d7470b460c41c17454ce84f4ab35)

Mon Nov 2 07:42:13 2020 +0000
Original commit date: Mon Nov 2 07:42:13 2020 +0000
Original commit hash: 78af5821b4c648b4314606c5855d5887848bd2bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 462dfb098ad4da1fbba131d44bf3391a83ef519b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:41 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGLU/Y-B0][MRC] DqTimeCentering overrides the status for previous rank

Issue
In DQTimeCentering1D, if Rank 0 has a failure (e.g. on LP5 there is a case where Rank 0 has low margin, see attached log), but Rank 1 is ok, the error status is cleared and the algorithm will false pass, resulting in subsequent training failures.
This is true for all tech but we detected it on LP5

Fix
ChangeMargin should never fail unless parameter is invalid, getset hash is undefines
or MRH engine times out. Therefore its good to check status for ChangeMargin function as well but the way this should be handled is that MRC checks CPGC error status and updates the Status variable and ChangeMargin updates another status variable. The function returns an OR of both these status variables.

Hsd-es-id: 14011538271
Original commit date: Wed Oct 14 20:53:11 2020 +0530
Change-Id: I1def01198eed5652e2fc630effa959abcb49db16
Original commit hash: 87b639976c7450965a8445384cfc38055f2a9260

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 78e4bc065b9ccc26399aa5325478d8a66d02d300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:38 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/P2SB: Remove redundant function definitions

Remove P2sbDevNumber / P2sbFuncNumber in P2sbLib.h

Hsd-es-id: 1508488611
Original commit date: Mon Nov 2 11:03:24 2020 +0800
Change-Id: I22caa545258c968e6cea6568e7ab1ef4e2ec025a
Original commit hash: bb5f3ceeb46382ce1886d0e1b7f53758f4479776

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/P2sbLib.h

================================================================================ 
Commit: 0e6d74c5901e390458f8923e5c482d0c4d36d092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:36 2020 -0800 
-------------------------------------------------------------------------------- 
VCCIA VR ICCMAX is 255.75A instead of 280A
- Updated the MAX value to 280A

[
Hsd-es-id: 1308089822
Original commit date: Fri Oct 23 10:34:55 2020 +0530
Change-Id: I0fb37ae28151038e8b2be599906b3d4db0615ee2
Original commit hash: 08a61601b719c1aa9679588fc04584e5c4cada8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 51f3330ff21f2499f4c5fc4ec44f27487d291c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:33 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 564af239429cea87cf29005c74cde168f18c47dc)

Mon Nov 2 05:30:04 2020 +0000
Original commit date: Mon Nov 2 05:30:04 2020 +0000
Original commit hash: 122757b381fde2a056ee126915ed8fe6e838bab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a11690a797963336147ac601ec7d9d6baad2fc0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:26 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/ADL[LP4][LP5] Increase CMD sweep range and add channel independent limit check for LP4/5

[Problem]
  Port from TGL patch.
  LP5 CMD is double pumped so total CMD margin should be larger.
  We observe WCK clamping while doing [-128;128] sweep
  In CmdLinearFindEdgesLpddr function we sweep 4 parameters/signal (LPDDR5 case)
  1) WCK 2) RecEn 3) TxDq 4) CLK.
  All these signals have different limits.

[Resolution]
  Suggested solution is to add function which takes current PI value for every signal (WCK, RecEn, TxDq, CLK) and check if it can be swept [-128;128].
  If not, this function should define maximum possible sweep interval for all signals. This requires MRC to store [PiLow:PiHigh] pair for each channel.
  In case of LP4 all pairs will stay [-64;64]

[Impacted Platform]
  LP4 and LP5

Hsd-es-id: 1508406029
Original commit date: Mon Oct 26 13:29:20 2020 +0800
Change-Id: I7e12eae4e22d0b0e83b836d7a7c89cfc20ee15cb
Original commit hash: fe5329bc4e8365589ed66d7405191a90baf1e528

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: f229b3f91fb34e6171532658f33f82bfd5686f42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:21 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Reserved One Block for FSP-S Sign fv

Hsd-es-id: 16012020283
Original commit date: Fri Oct 30 17:13:09 2020 +0800
Change-Id: I031f795e1436dd2889dbe592938c0f70f9a6b8ed
Original commit hash: 7a11a5fd189935728c7ee84d8ba99042c2c7c736

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: a3af052c161374b9a2747b9d218661093d86f979 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:14 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1447_00

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 17:51:04 2020 -0800
Change-Id: I9637f2a483e72e3251c8ea103ac275c2b5d35d06
Original commit hash: 626ae83c8598b222330ef7ce77583132b9010f7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ddf85b2a204af5770728c7b0d45c1b6c467634b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:05 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sun Nov 1 01:26:29 2020 -0800
Change-Id: If16add2f82b297d15f81527120cfbbbe84db294d
Original commit hash: 202b89c9aa65b702df7e1938cb59dc8a7a4c349b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 781f43035861e01177d1de34260c2d4f49e2d341 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:37:00 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit eab011ac0ef7b23740aa758e7ce79a5727943365)

Sun Nov 1 04:52:43 2020 +0000
Original commit date: Sun Nov 1 04:52:43 2020 +0000
Original commit hash: 8480353b8527e9620cf96e0bd9fe4d6770fdd1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c9269d43a09b0bb29f8e7e50d04ba1dc86575f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:57 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[MRC][LP5] Issuing DqVref to incorrect MR.

Update MrcSetVrefLpddr5 to follow JEDEC Spec.
For x16 devices
  if byte0
    Write MR14[6:0] for Dq[7:0] Vref
  else // byte 1
    Write MR15[6:0] for Dq[15:8] Vref

For x8 devices
  if byte0
    Write MR14[6:0] for Dq[7:0] Vref

Hsd-es-id: 2208036410
Original commit date: Mon Oct 12 21:52:35 2020 +0530
Change-Id: I1d29819d75640e7eead617656420c00e3825f17a
Original commit hash: 60e0b4a9920e92d142393cd2b3c90439bc76b1fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 7fa836b13c21c8138b236b244eab240c6586a398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:52 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1446_00

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 17:48:52 2020 -0700
Change-Id: Iad0948652ceba8e8e681409351f141f95c41e4a8
Original commit hash: 05a0558da65048714f9bf5d68f5f2fc80cbd9970

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c6d8032c77a694e604f3d4f313375cd21013c072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:45 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Sat Oct 31 01:38:00 2020 -0700
Change-Id: Iff30df5de57b3d422ba41d56af1308487c66c95a
Original commit hash: 5c8f25f43cc6cfd74f37506687aaeacfa89fbd1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ffaead56b19680225c7069fd03213cc3c8dcdcc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1445_00

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 17:48:59 2020 -0700
Change-Id: Icb89acd30f481217d0329d4c0312df9df19f130f
Original commit hash: 9678c96c8979ce17bfc8fc3154068cfc6c5b9f2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1c4dade9bd5cba7bd9b3ac7f6fdb31bed022abe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] When we click on Httpv4 boot option for downloading , it returns back to BIOS page.

Merging 44f85cfcf63b2af6d004c7151aee0da73453fcbf from TGL to ADL.

Hsd-es-id: 16011934468
Original commit date: Fri Oct 30 21:06:13 2020 +0800
Change-Id: I3229e9c7536acaf7fe35ef7866f2e6f26e167032
Original commit hash: 1200492a8093c5822175099b18f45cf23da35f3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: e41dfe1472d09229d2c8fcc4ce92fc1e4a2ccc6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:29 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7e392c285c66846e1d096a1bdba52c0faddc1ecb)

Fri Oct 30 21:35:30 2020 +0000
Original commit date: Fri Oct 30 21:35:30 2020 +0000
Original commit hash: 925fe322703e01c8d92d8ab020ccbbb0d888815d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50860bc6f9cc2cbf019cdd774439ab10a7e79843 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:26 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012014640][ADL-P | LP4 LP5 DDR5] MiniBios updates for LP4 LP5 and DDR5 RVPs

Various minibios updates for power on.
 - Add DQ/DQS swizzle tables and SPD tables for LP4 and LP5.
 - DDR5 BoardId update to read SPD data.
 - Update Lp5CccConfig to 0xFF to support descending CCC order.
 - Sync PlatformBoardId.h to PlatformBoardId.h from BoardPkg and cleanup TGL BoardId references.

Hsd-es-id: 16012014640
Original commit date: Sun Oct 11 19:28:42 2020 +0530
Change-Id: I525dcc0ad4b1ca8296f48ca2b43fd170bbe1db1f
Original commit hash: 9303897538fa1cc8b6c22da6f040294e5f80020b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: db23c74f47462d02f94e9649b8b5190aa4182ad2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:15 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit fafa15025d636fb6264c82140cd01105eb921f1c)

Fri Oct 30 18:57:40 2020 +0000
Original commit date: Fri Oct 30 18:57:40 2020 +0000
Original commit hash: ed21da37e063b6e615f6da19129b3e68bd9dcacd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24e0328a1fec751a1af1695413d400e19ef91d1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:36:12 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011991617] [ADL-P | DDR4 DDR5 LP4 LP5] PhyInit delta updates from B0 to J0.

Changes:
J0: DATA_CR_DDRCRDATACONTROL0.internalclockson = !Lpddr
CCC_CR_MDLLCTL1.mdll_cmn_picapsel = 3 (for all steppings)
J0: DDRVCCDLL_CR_AFE_CTRL1_NEW.iolvrtop_cmn_lvroffsetcal = 0x10
CCC_CR_DDRCRPINSUSED.CCCMuxSelect = 0 for LP5 Descending
CCC_CR_DDRCRPINSUSED.AltMuxLp5DEn = 1 for LP5 Descending

Other Changes:
- CtlGrpPi Hash update for LP5 per CCC ascending/descending config.
- Use CccIndexToFub[] on ADL-S only

Hsd-es-id: 16011991617
Original commit date: Wed Oct 21 07:57:08 2020 +0530
Change-Id: I170ba92c29b1547d3d464e6a7975284faf656a1e
Original commit hash: 77f6f8c44e49d43b5312db95bae33d91d70489c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2ccb55b8137dd8125352e4de8b39e34892fe98c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:54 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/SMBUS: Update SMBUS initialization code

Following PCH-IBL differences have been implemented
for SMBUS initialization code:
1. SMBUS controller cannot be disabled in IBL
Override Enable option to prevent disabling the controller
2. Power Management options aree not supported in IBL's SMBUS
3. SMBUS TCO timer doesn't support SMI generation in case of TCO timeout

Note:
Update has been done according SMBUS HAS revision V.25

Hsd-es-id: 18013326079
Original commit date: Thu Oct 15 15:36:00 2020 +0200
Change-Id: I41c643656dd3606a68e652d36a51881fcc69edea
Original commit hash: 94a28526544dcf29367953f44486f58a202b8afc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 77a94b4a96a78b041563facad19f68114805e206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:51 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/ITSS: Update ITSS, IOAPIC initialization for IBL

The programing has been verified and updated
accorging ITSS HAS revision V.18.
We have no PSF in IBL so related programming shall
be removed from ITSS initialization code and moved
to FRU layer.

Hsd-es-id: 18013316231
Original commit date: Thu Oct 15 11:40:56 2020 +0200
Change-Id: I9d1b5d88a62fb0bb675ed8119176dd598c1886bf
Original commit hash: 7f62f9c657f6ba5a223e5270973726ebb46f0be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 9c2dee59047938dbdbb501f5bf3490b9cc1e0213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:48 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL: Implement solution to hide devices from OS

Solution is to hide the device using a register in P2SB space.
Integ Boot Device Hide Control (INTEGBOOT_DEV_HIDE_CTL)-Offset 5000h
register is used to hide devices in IBL.
This change introduces device hide function for all IBL devices.

Hsd-es-id: 1508438643
Original commit date: Wed Oct 14 14:44:19 2020 +0200
Change-Id: I986c9f78d90a6e1f32c80ee68a1ba3ed2a3aa00a
Original commit hash: 3fc35df851ad51e3e4770ed6b44cc9bd23490a92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h

================================================================================ 
Commit: e50c09738414ff83f75203b5fefe97044fe39dd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:46 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/eSPI: Abstract PCR registers access

To make eSPI IP Block initialization code real independent
from SoC integration the Register Access method shall be abstracted.
This change introduces PCR abstraction for eSPI IP Block init driver.

Hsd-es-id: 18013558872
Original commit date: Tue Oct 27 11:47:20 2020 +0100
Change-Id: I33ae994c439b0337ea5cb49aec5758a6846575e0
Original commit hash: 5c76898ef85605d5312a58b19af32d5d40e10dd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEspi.c

================================================================================ 
Commit: 4187840e9ef6f7f017cb8c951f417891e0676695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:32 2020 -0800 
-------------------------------------------------------------------------------- 
C1S/IpBlockEspi: Refactor eSPI init for multichip design

eSPI IpBlock code is not comliant with multichip design
or subZero API or I1S specification. This causes a problem
with reusing the driver for more complex systems where
we have more than one eSPI controller.
This change make the eSPI driver compliant with the specitication.

The change also updates eSPI initialization code for IBL:
1. Skip Power Management initialization

Hsd-es-id: 18013470975, 18013482270
Original commit date: Wed Oct 21 18:07:01 2020 +0200
Change-Id: Ife90837e1ab34bb7c72ce36d4f9bc73fc4f4b10a
Original commit hash: e9696e46538f7245efebbcd80b82acad45f9ad02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 7acfb836637c569b4fc07102ff6d825aa5d098b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:29 2020 -0800 
-------------------------------------------------------------------------------- 
[ME] Enable the GCC support in Fsp Wrapper - ME

1. Remove unused variable
2. Align function implement and function define
3. For array assign value, need to use static to prevent _memcpy error

Hsd-es-id: 1508491117
Original commit date: Fri Oct 30 14:24:47 2020 +0800
Change-Id: I5a72711d7e27254df4a6a2e5d1319c65be9bc807
Original commit hash: e981cdecac649727731e6e033ab8eac54f48e59a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/Library/DxeMebxDisplayWrapperLib.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/DxeAmthiMsgsLib/AmthiMsgsLib.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h

================================================================================ 
Commit: 030c393e0e6d9f412edcd024332c7f1a510c9404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Fri Oct 30 01:26:27 2020 -0700
Change-Id: I00e2e2090a39503917bdc1d26363fb498a4b5265
Original commit hash: 49689b9bdadeb0a27d772c0490b66883beeaf4e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d85e0ea7e07fcf485f052e4e5711349fabbe7ac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:14 2020 -0800 
-------------------------------------------------------------------------------- 
[EC] Enable the GCC support in Fsp Wrapper - Platform

Remove unuse function after d755316aaeffb2363a5bb11426e6573aac08b90c

Hsd-es-id: 1508491131
Original commit date: Fri Oct 30 14:10:05 2020 +0800
Change-Id: I1273615f527f8f89d3b75f2185df4580d68b66ce
Original commit hash: 40382c3e3f3717a04ce28da97a10e9ec609802d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 10baba0c144dee1eee451da14ee230dcb0c51033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:12 2020 -0800 
-------------------------------------------------------------------------------- 
[MebxFeaturePkg] Include DxeMebxWrapperLib.h instead of using prototypes.

Replaced prototype with library include.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 12:31:03 2020 +0100
Change-Id: I13efb695b1717dd991a7078a3a3bf36d98c20fdc
Original commit hash: beebc43ba5d96063df322a8a02e040cc26cd6293

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: e1c5145f76b973881ff79ebffe2a34d15344e1b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:35:03 2020 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Add pcd to control FSP size

Hsd-es-id: 16012020283
Original commit date: Wed Oct 28 17:24:57 2020 +0800
Change-Id: Ia1622c4fc3edd7d33a39eb62ae601cf90f4184dd
Original commit hash: 3b0e1072400c88e41c89a76c7e626ff2922827ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 4fc61761c912e479952a8e0847d50d8b63b01729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:34:58 2020 -0800 
-------------------------------------------------------------------------------- 
[CPU] Enable the GCC support in Fsp Wrapper - CPU

1. Remove unused variable
2. Align function implement and function define

Hsd-es-id: 1508491123
Original commit date: Fri Oct 30 10:10:24 2020 +0800
Change-Id: I50afa12bef6c065c06bf35df855d2d0e7ef62fcd
Original commit hash: baf491e8425ba124e6cb86dfd3db4fe3667884b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSpa.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 5f89c57105b0d47a5aaa40a2db7f4e06f27c2567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:34:55 2020 -0800 
-------------------------------------------------------------------------------- 
[FSP] Enable the GCC support in Fsp Wrapper - Platform

1. Remove unused variable
2. Align function implement and function define

Hsd-es-id: 1508491131
Original commit date: Fri Oct 30 09:47:27 2020 +0800
Change-Id: I4e3874852ce00610777a3e1e072c08828d2c192a
Original commit hash: b575fc28b944543a07fcab47c0d27b060162ae0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 956759eac289624050db97ee58dd09a2e0522463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:34:52 2020 -0800 
-------------------------------------------------------------------------------- 
Fix for board ID index mismatch when using external build.

Hsd-es-id: N/A
Original commit date: Thu Oct 29 16:46:04 2020 +0200
Change-Id: I8f178e1c1b30e1fcb5b5ab0c4d11c12f304993e7
Original commit hash: 33f44e175b9cefc05b60c33ce9df1c4ded115c3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: f358d86147709c200f1630a570131995eab8c38f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:34:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1444_00

Hsd-es-id: no sighting
Original commit date: Thu Oct 29 17:50:25 2020 -0700
Change-Id: Ic247e40cef312eaaf396f80a09fadb67e61f5baf
Original commit hash: 00d100aa761e8014b3d32b06a158406ba9a2b4b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7921e94b60ba3f5b866babd6e3a477c80bcc2ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:34:19 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 232950fa6630d23cee2aded6a92b259294414a39)

Thu Oct 29 18:24:27 2020 +0000
Original commit date: Thu Oct 29 18:24:27 2020 +0000
Original commit hash: c4bd7f36e40b651d70f7cceefc060eb445be6841

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02c682bd5a59595848509bb6b9869aa968d5929b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:34:16 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][LP5][LP4][integration_step_event] Enabling Lpddr Early Command Training on CTE Part-1
Merge TGL Early Command Training Changes into ADL MRC

List of Changes taken from TGL MRC for LPDDR ECT
1) (MrcPhyInitStaticCccEarlyAfe) Save CmdPi and CtlPi into SaveOutputs structure during DDR-IO
2) (MrcResetSequence) Program Low Frequency Saved Pi values for Cmd and Ctl during JEDEC RESET
3) (MrcLpddrSwitchToHigh) Program CkeOn to 0 before switching FSP-OP to High
4) Early 2-D  Ctl Cmd Sweep Algorithm updates from TGL MRC
5) LPDDR Early Command Training Code updates
6) Merge TGL MRC Changes : [TGL][MRC][LP5] Restore host structure data for CmdPiCode/CtlPiCode during Fastboot
7) Merge TGL MRC Changes : [TGL][MRC][LP5] Set Outputs->LowFreqCsCmd2DSweepDone and  Outputs->LpddrEctDone to TRUE during the restore flow

Hsd-es-id: 14011189747, 14011189748
Original commit date: Tue Sep 1 12:10:16 2020 +0530
Change-Id: I34a0fefa15e83f181d083f16ac2dba2c8a271ef8
Original commit hash: b13b87457eab5c0cc645ef7fba2b720116f43e07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 7e1fef6cb5c2155d8d3519c21f6d5dc5dddf2818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:33:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] 11Ax control via wifi DSM

Bit A - Apply changes to country Ukraine. 11Ax Setting within module certification
00 - None. Work with Wi-Fi FW/OTP definitions
01 - Apply changes
Bit B - 11Ax Mode. Effective only if Bit A set to 1
00 - Disable 11Ax on country Ukraine
01 - Enable 11Ax on country Ukraine

Hsd-es-id: 16011784123
Original commit date: Thu Oct 29 18:22:03 2020 +0530
Change-Id: I44e877e618900ea12504f4d510521540339eb288
Original commit hash: d596aa9ac0037bbb3d961f75c552401860b0f352

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: d4496c63e280fdf50b6edc95c8ea93f9ca15d131 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:33:43 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][CVF] CVF Dependency Requirements

Native Mode
----------------------------------------------------------------------------------
Device          	Dependency	                  DeviceScope
----------------------------------------------------------------------------------
CAMERA(LNK1)            PCH-I2C/Control Logic/CVF	  SB.PC00
Flash(FLM1)             Existing dependencies(GPIO/I2C)	  SB.PC00
SPIOED(SPFD.CVFD)       No as of now	                  SB.PC00.SPI1
----------------------------------------------------------------------------------

USB Bridge Mode
----------------------------------------------------------------------------------
Device 	                 Dependency	                   DeviceScope
----------------------------------------------------------------------------------
CAMERA(LNK1)             VI2C/Control Logic/CVF	           SB.PC00
SPIOED(SPFD.CVFD)        VGPO	                           SB.PC00.SPI1
FLASH(FLM1)              VGPO/VI2C	                   SB.PC00
USB Virtual I2C(VI2C)    No dependency	                   SB.PC00.XHCI.RHUB.HS04
USB Virtual GPIO(VGPO)   No dependency	                   SB.PC00.XHCI.RHUB.HS04
----------------------------------------------------------------------------------

Hsd-es-id: 16011618745
Original commit date: Wed Oct 28 14:58:02 2020 +0530
Change-Id: I1c7d49b2bc5b6f5af0924c7f104833a40297f9c7
Original commit hash: fc60d31e6af301b60730ad6e481c9402309be010

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 2c599008394dcdfc69274e278f9ec7dba6f559b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:33:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a309977fb3d960854da9ef9239a1d20df5cfc24d)

Thu Oct 29 09:46:08 2020 +0000
Original commit date: Thu Oct 29 09:46:08 2020 +0000
Original commit hash: 1668bf087ee1e21aa220d370bd9f22e90d02ef49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe412a87bbcd3a241284e70dd268058ae9195958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:33:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][VP]:Change Board ID for ADL-P simics

ADL-P Simics has board ID as 0x1 by default. This conflicts with ADL-M RVP board ID. Since Bios is common for ADL-P and ADL-M,
 need to change board ID for simics. Hence chaging it to 0x3F.

Hsd-es-id: 16011799584
Original commit date: Mon Sep 21 16:38:10 2020 +0530
Change-Id: Ieb8471e85a37ce1e50fe57bb989a8383f9504392
Original commit hash: f97deefd9272157a9fd5ce9e239bd4b3ad928ca4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSimicsPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSimicsUsbOC.dsc
AlderLakePlatSamplePkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 50022bdad014baec564496562f3947d951bd4958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:33:15 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Thu Oct 29 01:34:49 2020 -0700
Change-Id: Ieb3f48fef25d230df17dd09848239c0f4e0926d5
Original commit hash: fcb07f9901509d08370934de89e89e728dedd22f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 309cfb310b95dfbf4119b362450b9a0ec9de1cc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:33:06 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - TelemetryPreMemConfig

 Updated the default values in Policy

Hsd-es-id: 1508488979
Original commit date: Wed Oct 28 16:32:55 2020 +0530
Change-Id: I51ad6a7e9948216dfd06cf0472026985dca9deeb
Original commit hash: 1b31397d7aa878f51a81c4d05b2709711fa9349c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c

================================================================================ 
Commit: a484503e93df732a2ac54a742bafca3565d09fc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:34 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1443_00

Hsd-es-id: no sighting
Original commit date: Wed Oct 28 17:49:26 2020 -0700
Change-Id: Ib09649300a44cc24470b6c5d69781ce1e6c44200
Original commit hash: 72c2e1ac347ba9c57278ec4c7ca2c4239033d2e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d2327dd3d957fe8db95491e4ce3606ed1913f074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:25 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 8b4884eb10b81db0dea13a2451d4a9666a70ba70)

Wed Oct 28 22:47:43 2020 +0000
Original commit date: Wed Oct 28 22:47:43 2020 +0000
Original commit hash: 511d2a2533a7bdd09624849058d46176094d1ce5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 552576dbedde343d704473f7d97ccd38700a5ea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:22 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308107060][ADL-S][A0][DDR5] Windows hang w SAGV on 2R dimms

Issue:
Windows hangs w\ SAGV enabled on 2R dimms

Root cause:
Generic MRS FSM sends ACT instead of NOP on non refreshing ranks

Solution:
Clear TC_RFP.HPRefOnMRS as a permanent WA, on LP5/DDR5 which use Generic MRS FSM

Hsd-es-id: 1308107060
Original commit date: Wed Oct 28 15:24:37 2020 +0200
Change-Id: Iad7797e82e6dfc62505eab4937057f3edda4e8c5
Original commit hash: 2e86efc2fd45f173f3c5eee46ae583c9eac83eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 545fcf30da74a04dd017cd7ddd290b6c3d9bbefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:17 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 27af8895bc687532ab3f161380cf98ac4a06819d)

Wed Oct 28 19:31:32 2020 +0000
Original commit date: Wed Oct 28 19:31:32 2020 +0000
Original commit hash: 5379527c6ba7f3fdfbbe537f944b83325741f0a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: baa3bbc7a09952934f18091e64eece52b3795c8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:12 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012544988][ADL-S | DDR4 DDR5][First Comp Flow -- Periodic DCC]

Periodic DCC enabling in phy init:
1. Static programming in MrcPhyInitStaticPeriodicDcc, called from MrcPhyInitSeq1.
2. Periodic init in MrcPhyInitPeriodicDcc, called from MrcPhyInitSeq1 after DCC serializer init.
 - Set DcsInit.dcs_init and poll for completion
 - Set TXDLLSIGGRPDCCCTL34.periodic_init_dcccode = TXDLLSIGGRPDCCCTL35.periodic_initcode_status
 - Toggle DCSCTL3.dcsfsm_rst_b to 0 and back to 1
 - Set DCSRUNMODE.dcs_run_mode = 2 (RUN_EACH_RELOCK)
3. Set enperiodicdcc and enperiodicdccondvfs in MrcPhyInitSeq3

Hsd-es-id: 14012544988
Original commit date: Tue Oct 27 20:46:55 2020 -0700
Change-Id: Ie631179179728750d452a7a90518fd97f051f37a
Original commit hash: 6c71d8de6e857504fe51fc2ae643b4c68023c5c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: edfe1d87368223275ad961015013c08d5c12af30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:05 2020 -0800 
-------------------------------------------------------------------------------- 
Add ADL_A0 Production patchID 0x00000017

[
Hsd-es-id: NA
Original commit date: Fri Oct 23 11:00:24 2020 +0530
Change-Id: I6359a4aca37df377193857dd69fef7b023fe3647
Original commit hash: ed6b1ed4ba36c3007b72a1e2765ee27d9696ccf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2df41c475879fa2bda06215fc3ba8539297ac97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:32:02 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions"

This reverts commit 516246eab4496372a47f39be74925c71d1d545e3.

Hsd-es-id: 18011980290
Original commit date: Wed Oct 28 09:18:11 2020 -0700
Change-Id: I42094ca6020a4bd254fb237dd5feff74da3c6f13
Original commit hash: d9e45232dc6317405847e88443ee4c319e99955e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: e8d3297595c2f2c1d84c34698e57e7446f2734e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:53 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL][DMI] BIOS to implement CPU DMI register based on latest BWG 1.4

Hsd-es-id: 16011795604
Original commit date: Tue Oct 6 01:07:18 2020 +0530
Change-Id: Iebb3a3af2478e43949492bdaeeae81387370b793
Original commit hash: d652089c3007e7d39ddb3174c3b2a6340083e373

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: c56d1561dd186d3d8ac1a9574a54037efc107330 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:39 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Revert override when building process finish

This issue was introduced in 888c5aed3c66f38b88acb73bbd22b051ba1f97e5.
The microcode_padding.py script will re-generation MicrocodeVersion.data
binary file when doing building process. If this file is changed, will
affects code submission with CR process. So we should revert this file
when building process finish.

For the new payload in MicrocodeFv, we should not need MicrocodeArray.data
any more, remove it.

Hsd-es-id: N/A
Original commit date: Mon Oct 26 11:17:18 2020 +0800
Change-Id: I1814e2a7b50789c625ce4f00612fc7257634a297
Original commit hash: 8f2250b3fe475967d5a3d8dc407c8bb3a5c7738f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/microcode_padding.py

================================================================================ 
Commit: 91436c3f4eba8fa5fb4a6b2a502ecdd5d86ab22d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:37 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]: Policy default mismatch with Setup Default - SerialIoConfig

Remove policy default mismatch warning messages.

Hsd-es-id: 1508485699
Original commit date: Tue Oct 27 17:51:32 2020 +0800
Change-Id: I4f18f582fe09147eb5e39e68a351b4525f063466
Original commit hash: 65f9b3cf2edf3d18f27828f3ba3edc789c8b2100

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 959b25cd4bcd9c71c573ffcecaff14a1deedc34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:30 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions

Remove wrappers for Psf<Hide/Unhide/Enable/Disable>Device functions
Remove wrappers for PsfEnableDeviceMemSpace, PsfSetDeviceBarValue functions

Hsd-es-id: 18011980290
Original commit date: Fri Oct 23 15:51:49 2020 +0200
Change-Id: I2b409cef3c69e0eeaaadd97b0fe620c46b5a8d4d
Original commit hash: 9b45da34f6ed033e19eccb01cdae5e5f1e31cdf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: d493e85d9e4593450525291511f6863a969b4ecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:25 2020 -0800 
-------------------------------------------------------------------------------- 
Fix QualityCheck Teamcity failure

In SHA-ID 9eb0c8c25c54cf24dcd0f0bff573b369b9d8a3eb, people ignored the git hook check and submit the aht change with update the relative NVS asl and NvsAreaDef.h
The code change here is updating them to fix teamcity QualityCheck build failure.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 16:45:59 2020 +0800
Change-Id: I9416cdac5ffebdbf76bbfa2e05a70c34415084d1
Original commit hash: 5a6cccc08312341f7f1a09156c2f63c322a3ef3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 4d5c5339d88baf704605676da683c38cbfdd8414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Wed Oct 28 01:28:51 2020 -0700
Change-Id: Ib9e2410d188b2125c44e56201e553022ea107bb3
Original commit hash: 5c4e96094a44e1b6d7c66fa1c004f0c9c6ba79d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dbcee5628919036ab9495f43690f96256f36e626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 50a9a711fa75c452c968fe95eb094012be379b7f)

Wed Oct 28 07:12:24 2020 +0000
Original commit date: Wed Oct 28 07:12:24 2020 +0000
Original commit hash: d4881c18aef928abf8c9b98dbea1ce7f0e0fa6a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a330e16151cecddd01609e33fadbabaad2a8551f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:10 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove duplicate Initialization of MMIO Power Limits1 and 2 from Cpu Power Management DXE modue

cTDP MMIO Power limits 1 and 2 are programmed in SelectCtdpPowerLimits () in part of Pei PowerMgnt Init
We have an code duplication in below module, which needs to be cleaned up.
ClientOneSiliconPkg\Cpu\PowerManagement\Dxe\PowerLimits.c

Hsd-es-id: 16012007190
Original commit date: Tue Oct 27 10:40:23 2020 +0800
Change-Id: I67b1c55ac6595866d929e89e1ea82f65e9708cef
Original commit hash: 3f4661a180537977929ca2c5e9e3397db27fd41d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerLimits.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: a8c5f21549805dd2335e32e1a7e43c79ac5cfbea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:07 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] Remove duplicate Initialization of Power Aware Interrupt Routing (PAIR) Configuration

Power Aware Interrupt Routing (PAIR) Configuration programming is done in PEI Phase itself
There is an duplicate piece of code reside in Cpu Power Management DXE.
So remove it from Cpu Power Management DXE module

Hsd-es-id: 1508466137
Original commit date: Tue Oct 27 10:07:55 2020 +0800
Change-Id: Ic189971946db33cb5a0d0fc473fba1194801baed
Original commit hash: f2b8839d24a709fd1f5e956a479db90b13214474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: c86a9bea4f780776f5abc10e78ae2b1ec77b9b5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:04 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S AEP] - ADLS AEP DTT Fan Issue (3 Fan's are not running at individual speed controlled by DTT.)
    - Fixed the offset changes suggested by EC for DDR Fan (PWM port control)
    - Fixed PENV shared among multiple fan.

Hsd-es-id: 16011978490
Original commit date: Wed Sep 23 12:30:16 2020 +0530
Change-Id: Ifeb720757be3c052d6a6af7cf109ecb2d40ed93a
Original commit hash: a4e786c74e19f21b2c0bf5409b171e0d224459fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl

================================================================================ 
Commit: 1d045d5d7062892031008ad9afa0fd8b1bcb9f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:31:01 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189440][ADL-P | DDR4 DDR5 LP4 LP5] SA GV Flow

Add SAGV points and gear table for ADL-P, which is different from ADL-S.
Use only first two POR SA GV points for power-on.

Additional changes:
 Port from TGL: Changing the bit-mask for lpddr4_discrete.codt to hold MR22[5:0] fields.

Hsd-es-id: 14011189440
Original commit date: Thu Oct 22 20:37:49 2020 +0530
Change-Id: I20f8cc28dd8fb2056308a248cdbdd09930789dcb
Original commit hash: 34308fddb487abc16690f4c5fc578263ac4c1231

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a4c3a8bddd14f29c509e4f0a89ff91483641a3eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:48 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b360cf47e2cfc807c1f7d851fc4b940abdd75007)

Wed Oct 28 05:45:46 2020 +0000
Original commit date: Wed Oct 28 05:45:46 2020 +0000
Original commit hash: 77928761537c8c58599709974a0aa76611b6fbe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0612b9932a500b18ada64bd0eb1c9c564d5dabc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:45 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16011883193][ADL-M ADL-P] [LP4 | DDR4] Phy register changes to support LP4 and DDR4 Gear2.

Changes:
Update Receive Enable delays.
Update TxFifoSeparation, RxFifoChDelay, RxIoTclDelay and RxFifoRdEnFlybyDelay values.
Reduce TxDqDelay and TxDqsDelay PI values by 128 to keep both of these delays under 256 to avoid different TxRankMuxDelay/TxDqsRankMuxDelay for Dq-Dqs pair during JWL.

Hsd-es-id: 16011883193
Original commit date: Fri Oct 2 21:58:48 2020 +0530
Change-Id: Ie798c431b110dc1e30ec8315ca78833ba8bd22ad
Original commit hash: 61e870b4868a94da2110860736593bb83e1163df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 22e9688683c7901c99d1c36c9927c97b278418bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:42 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1624d533e23bd8593fd60e993f4168a95359a023)

Wed Oct 28 05:23:28 2020 +0000
Original commit date: Wed Oct 28 05:23:28 2020 +0000
Original commit hash: c56324f869de1f0f2e46b9bb276726c7f19b342a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38d1cabf07f910eba8bdf6763d62a558f487ff8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:37 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14011189524][ADL-M ADL-P][LP5 | DDR5] First Comp Flow -- Unmatched

Changes:
Enable unmatched receiver mode for LP5 and DDR5.
Update rstnumpre and rxtogglepreamble for LP5 two toggle preamble.
ReadDqsOffset is considered only DDR5 unmatched receiver settings.

Hsd-es-id: 14011189524
Original commit date: Thu Oct 8 22:41:23 2020 +0530
Change-Id: I7934411e3095d54773aaa692636e776172a2deed
Original commit hash: 92657fe92552a35e2112f5346e9f369a8244f27f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 15c220bb8fbc0d56123cd314f42f3c21140f0d40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:25 2020 -0800 
-------------------------------------------------------------------------------- 
Revert "[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI"

This reverts commit ef20e905371b9efcbb245d86ea0ec36a670aeb12.

Hsd-es-id: 22010434906
Original commit date: Mon Oct 26 18:40:27 2020 +0800
Change-Id: I277cf0bec008e81eda98092cd674d8a3b0954295
Original commit hash: 071b9e370cd78f23159f4923405a808269ba0a06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: 9d3346ef035262376cebe063b08622607449e2a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:18 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ae55508d081db7a551bc84b7440c565d5272fdad)

Tue Oct 27 22:29:49 2020 +0000
Original commit date: Tue Oct 27 22:29:49 2020 +0000
Original commit hash: f24373cf30bc4fc7c2a297977f408614da9e2d24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3183e0e2f45acc44e82cb805a71cfae5d472f745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:13 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012832751][ADL-S | DDR4 DDR5] [Add special flow for unpopulated MC]

MRC needs to program the following registers on the empty MC when going to Normal mode, from B-step and on:
 mc_init_state.rank_occupancy = 0
 mcdecs_second_cbit.mock_insr = 1
 mcdecs_second_cbit.mock_insr_for_mc = 1
 pm_control.override_ddrpldraindone_cbit = 1
 normalmode_cfg = 1

Hsd-es-id: 14012832751
Original commit date: Mon Oct 26 22:34:02 2020 -0700
Change-Id: I3067b1b291b6665c36f3e3acea7e11b52f31791a
Original commit hash: 76cc5e7660b3528881b5429ff4014115e24ba9da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 026b80bc281b22fee2223fff245b1ce5fc083b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:06 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 165acbf973f04672fec058ad9e5d97257e322238)

Tue Oct 27 21:53:02 2020 +0000
Original commit date: Tue Oct 27 21:53:02 2020 +0000
Original commit hash: bebf7f1e4c5a2828f6e45b5b0193fec731d292bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67c6673e5c38230682e2a29d85b8e3ce0f81ac09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:30:04 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][14012832162][ADL-S | DDR4 DDR5][B0 updates for LDO FFCodeLock and Gear1]

MrcLdoFFCodeLockCalibration: skip the maxima search for B0 and later, and distribute the final code.
Enable FsmSkipCtrl.En_codewl for runtime FFcodelock updates on B0.
Gear1 tuning on B0: program CccClkAlignCtl2.d0tosig_offset to 0xDC and clkalignd0piclkpicodeoffset to 0.

Hsd-es-id: 14012832162
Original commit date: Mon Oct 26 19:39:33 2020 -0700
Change-Id: I77fbd81904d480cd190912c24a1ce339b0dfceeb
Original commit hash: fa56e2941093b771771c4ddecb44974a12314001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 416a1d32f03e26be35222bb162630cc405ab1af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 16 16:29:48 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: no sighting
Original commit date: Tue Oct 27 07:57:07 2020 -0700
Change-Id: Ieae830bcaa4c4a52f44cf068cc610eb9414e5eaa
Original commit hash: 72487bf42d816a8fc1401e5a11316314b32cdd80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
