// Seed: 1938634905
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_7(
      .id_0(id_3), .id_1(1), .id_2(id_5 == 1), .id_3(id_4), .id_4(1 == id_4[""]), .id_5(1'b0 != 1)
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output logic id_2,
    output tri   id_3,
    output tri   id_4
);
  always @(posedge id_0 or posedge id_1) id_2 = #1 1 && 1'b0;
  wire id_6;
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_7,
      id_6,
      id_6
  );
  assign id_7[1'b0] = "";
endmodule
