// Seed: 2432075454
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4
);
  assign id_3 = -1;
  logic [1  >  -1 : 1 'b0] id_6 = id_4, id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd67,
    parameter id_8  = 32'd77
) (
    output tri id_0,
    input supply0 id_1,
    output wor id_2,
    output wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 _id_8
    , _id_11,
    input supply1 id_9
);
  wire [1 : id_8] id_12;
  logic [7:0] id_13;
  always_ff @(posedge -1 == id_12(
      1,
      id_11,
      id_13[-1'b0 : id_8!=id_11],
      id_13,
      {id_8, 1},
      1
  ) or id_9);
  assign id_12 = id_12;
  assign id_3  = id_7;
  assign id_12 = id_6;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_1,
      id_0,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
