# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_stall_clr_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/common/d_ff_rst_we_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_codasip_startup_ctrl_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_dec_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_memory_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_output_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_ex_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_fe_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_output_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_id_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_if_output_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_main_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_memory_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_output_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_me_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipe_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_pipeline_control_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_reset_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_rf_xpr_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_core_wb_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_if_code_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_ldst_t.v" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ecen5593_startercode_ca_top.v" \

sv xil_defaultlib  \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/ahb3lite_memory/rtl/verilog/ahb3lite_sram1rw.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_altera.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_generic.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1r1w_lattice.sv" \

verilog xil_defaultlib  \
"../../../../zynq-risc-v.srcs/sources_1/new/Zybo_Z7_top.v" \

sv xil_defaultlib  \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/ahb3lite_bfm.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/verilog/apb4_bfm.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/ahb3lite_pkg/rtl/verilog/ahb3lite_bfm.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/ahb3lite_pkg/rtl/verilog/apb4_bfm.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_queue.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_scfifo.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1rw_generic.sv" \
"../../../../zynq-risc-v.srcs/sources_1/imports/third-party/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv" \

verilog xil_defaultlib  \
"../../../../zynq-risc-v.srcs/sim_1/imports/test/inst_mem_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
