[connectivity]

nk=rpa_router:1:rpa_router_1
nk=end_ctrl:1:end_ctrl_1

nk=router_source:1:router_source_1

nk=vertex_loader:1:vertex_loader_1
nk=vertex_loader:1:vertex_loader_2
nk=vertex_loader:1:vertex_loader_3
nk=vertex_loader:1:vertex_loader_4
nk=vertex_loader:1:vertex_loader_5
nk=vertex_loader:1:vertex_loader_6
nk=vertex_loader:1:vertex_loader_7
nk=vertex_loader:1:vertex_loader_8

nk=vcache_mem:1:vcache_mem_0_1
nk=vcache_mem:1:vcache_mem_1_1

nk=vcache_vd:1:vcache_vd_1
nk=vcache_vd:1:vcache_vd_2
nk=vcache_vd:1:vcache_vd_3
nk=vcache_vd:1:vcache_vd_4
nk=vcache_vd:1:vcache_vd_5
nk=vcache_vd:1:vcache_vd_6
nk=vcache_vd:1:vcache_vd_7
nk=vcache_vd:1:vcache_vd_8

nk=router_sink:1:router_sink_1

nk=cmac_0:1:cmac_0
nk=cmac_1:1:cmac_1
nk=networklayer:2:networklayer_0.networklayer_1
nk=krnl_mm2s:2:krnl_mm2s_0.krnl_mm2s_1
nk=krnl_s2mm:2:krnl_s2mm_0.krnl_s2mm_1


# Connect Network Layer to CMAC DO NOT CHANGE
stream_connect=cmac_0.M_AXIS:networklayer_0.S_AXIS_eth2nl
stream_connect=networklayer_0.M_AXIS_nl2eth:cmac_0.S_AXIS
stream_connect=cmac_1.M_AXIS:networklayer_1.S_AXIS_eth2nl
stream_connect=networklayer_1.M_AXIS_nl2eth:cmac_1.S_AXIS

# Connect memory mapped kernels with network layers
stream_connect=krnl_mm2s_0.k2n:networklayer_0.S_AXIS_sk2nl
stream_connect=networklayer_0.M_AXIS_nl2sk:krnl_s2mm_0.n2k
stream_connect=krnl_mm2s_1.k2n:networklayer_1.S_AXIS_sk2nl
stream_connect=networklayer_1.M_AXIS_nl2sk:krnl_s2mm_1.n2k


stream_connect=router_source_1.output1:rpa_router_1.in1:16
stream_connect=router_source_1.output2:rpa_router_1.in2:16
stream_connect=router_source_1.output3:rpa_router_1.in3:16
stream_connect=router_source_1.output4:rpa_router_1.in4:16
stream_connect=router_source_1.output5:rpa_router_1.in5:16
stream_connect=router_source_1.output6:rpa_router_1.in6:16
stream_connect=router_source_1.output7:rpa_router_1.in7:16
stream_connect=router_source_1.output8:rpa_router_1.in8:16

stream_connect=rpa_router_1.out1:vertex_loader_1.input:16
stream_connect=rpa_router_1.out2:vertex_loader_2.input:16
stream_connect=rpa_router_1.out3:vertex_loader_3.input:16
stream_connect=rpa_router_1.out4:vertex_loader_4.input:16
stream_connect=rpa_router_1.out5:vertex_loader_5.input:16
stream_connect=rpa_router_1.out6:vertex_loader_6.input:16
stream_connect=rpa_router_1.out7:vertex_loader_7.input:16
stream_connect=rpa_router_1.out8:vertex_loader_8.input:16

stream_connect=vertex_loader_1.vertex_cmd_0:vcache_mem_0_1.in_cmd1:16
stream_connect=vertex_loader_2.vertex_cmd_0:vcache_mem_0_1.in_cmd2:16
stream_connect=vertex_loader_3.vertex_cmd_0:vcache_mem_0_1.in_cmd3:16
stream_connect=vertex_loader_4.vertex_cmd_0:vcache_mem_0_1.in_cmd4:16
stream_connect=vertex_loader_5.vertex_cmd_0:vcache_mem_0_1.in_cmd5:16
stream_connect=vertex_loader_6.vertex_cmd_0:vcache_mem_0_1.in_cmd6:16
stream_connect=vertex_loader_7.vertex_cmd_0:vcache_mem_0_1.in_cmd7:16
stream_connect=vertex_loader_8.vertex_cmd_0:vcache_mem_0_1.in_cmd8:16

stream_connect=vertex_loader_1.vertex_cmd_1:vcache_mem_1_1.in_cmd1:16
stream_connect=vertex_loader_2.vertex_cmd_1:vcache_mem_1_1.in_cmd2:16
stream_connect=vertex_loader_3.vertex_cmd_1:vcache_mem_1_1.in_cmd3:16
stream_connect=vertex_loader_4.vertex_cmd_1:vcache_mem_1_1.in_cmd4:16
stream_connect=vertex_loader_5.vertex_cmd_1:vcache_mem_1_1.in_cmd5:16
stream_connect=vertex_loader_6.vertex_cmd_1:vcache_mem_1_1.in_cmd6:16
stream_connect=vertex_loader_7.vertex_cmd_1:vcache_mem_1_1.in_cmd7:16
stream_connect=vertex_loader_8.vertex_cmd_1:vcache_mem_1_1.in_cmd8:16


stream_connect=vcache_mem_0_1.out_data1:vcache_vd_1.in_data_0:16
stream_connect=vcache_mem_0_1.out_data2:vcache_vd_2.in_data_0:16
stream_connect=vcache_mem_0_1.out_data3:vcache_vd_3.in_data_0:16
stream_connect=vcache_mem_0_1.out_data4:vcache_vd_4.in_data_0:16
stream_connect=vcache_mem_0_1.out_data5:vcache_vd_5.in_data_0:16
stream_connect=vcache_mem_0_1.out_data6:vcache_vd_6.in_data_0:16
stream_connect=vcache_mem_0_1.out_data7:vcache_vd_7.in_data_0:16
stream_connect=vcache_mem_0_1.out_data8:vcache_vd_8.in_data_0:16


stream_connect=vcache_mem_1_1.out_data1:vcache_vd_1.in_data_1:16
stream_connect=vcache_mem_1_1.out_data2:vcache_vd_2.in_data_1:16
stream_connect=vcache_mem_1_1.out_data3:vcache_vd_3.in_data_1:16
stream_connect=vcache_mem_1_1.out_data4:vcache_vd_4.in_data_1:16
stream_connect=vcache_mem_1_1.out_data5:vcache_vd_5.in_data_1:16
stream_connect=vcache_mem_1_1.out_data6:vcache_vd_6.in_data_1:16
stream_connect=vcache_mem_1_1.out_data7:vcache_vd_7.in_data_1:16
stream_connect=vcache_mem_1_1.out_data8:vcache_vd_8.in_data_1:16


stream_connect=vertex_loader_1.vds_0:vcache_vd_1.in_vds_0:512
stream_connect=vertex_loader_2.vds_0:vcache_vd_2.in_vds_0:512
stream_connect=vertex_loader_3.vds_0:vcache_vd_3.in_vds_0:512
stream_connect=vertex_loader_4.vds_0:vcache_vd_4.in_vds_0:512
stream_connect=vertex_loader_5.vds_0:vcache_vd_5.in_vds_0:512
stream_connect=vertex_loader_6.vds_0:vcache_vd_6.in_vds_0:512
stream_connect=vertex_loader_7.vds_0:vcache_vd_7.in_vds_0:512
stream_connect=vertex_loader_8.vds_0:vcache_vd_8.in_vds_0:512


stream_connect=vertex_loader_1.vds_1:vcache_vd_1.in_vds_1:512
stream_connect=vertex_loader_2.vds_1:vcache_vd_2.in_vds_1:512
stream_connect=vertex_loader_3.vds_1:vcache_vd_3.in_vds_1:512
stream_connect=vertex_loader_4.vds_1:vcache_vd_4.in_vds_1:512
stream_connect=vertex_loader_5.vds_1:vcache_vd_5.in_vds_1:512
stream_connect=vertex_loader_6.vds_1:vcache_vd_6.in_vds_1:512
stream_connect=vertex_loader_7.vds_1:vcache_vd_7.in_vds_1:512
stream_connect=vertex_loader_8.vds_1:vcache_vd_8.in_vds_1:512

stream_connect=vcache_vd_1.out_vd:router_sink_1.in1
stream_connect=vcache_vd_2.out_vd:router_sink_1.in2
stream_connect=vcache_vd_3.out_vd:router_sink_1.in3
stream_connect=vcache_vd_4.out_vd:router_sink_1.in4
stream_connect=vcache_vd_5.out_vd:router_sink_1.in5
stream_connect=vcache_vd_6.out_vd:router_sink_1.in6
stream_connect=vcache_vd_7.out_vd:router_sink_1.in7
stream_connect=vcache_vd_8.out_vd:router_sink_1.in8

stream_connect=end_ctrl_1.out_0_1:vcache_mem_0_1.in_ctrl1
stream_connect=end_ctrl_1.out_0_2:vcache_mem_0_1.in_ctrl2
stream_connect=end_ctrl_1.out_0_3:vcache_mem_0_1.in_ctrl3
stream_connect=end_ctrl_1.out_0_4:vcache_mem_0_1.in_ctrl4
stream_connect=end_ctrl_1.out_0_5:vcache_mem_0_1.in_ctrl5
stream_connect=end_ctrl_1.out_0_6:vcache_mem_0_1.in_ctrl6
stream_connect=end_ctrl_1.out_0_7:vcache_mem_0_1.in_ctrl7
stream_connect=end_ctrl_1.out_0_8:vcache_mem_0_1.in_ctrl8

stream_connect=end_ctrl_1.out_1_1:vcache_mem_1_1.in_ctrl1
stream_connect=end_ctrl_1.out_1_2:vcache_mem_1_1.in_ctrl2
stream_connect=end_ctrl_1.out_1_3:vcache_mem_1_1.in_ctrl3
stream_connect=end_ctrl_1.out_1_4:vcache_mem_1_1.in_ctrl4
stream_connect=end_ctrl_1.out_1_5:vcache_mem_1_1.in_ctrl5
stream_connect=end_ctrl_1.out_1_6:vcache_mem_1_1.in_ctrl6
stream_connect=end_ctrl_1.out_1_7:vcache_mem_1_1.in_ctrl7
stream_connect=end_ctrl_1.out_1_8:vcache_mem_1_1.in_ctrl8


slr=cmac_0:SLR1
slr=cmac_1:SLR1
slr=networklayer_0:SLR1
slr=networklayer_1:SLR1
slr=krnl_mm2s_0:SLR1
slr=krnl_mm2s_1:SLR1
slr=krnl_s2mm_0:SLR1
slr=krnl_s2mm_1:SLR1



slr=router_source_1:SLR1
slr=router_sink_1:SLR0

slr=rpa_router_1:SLR1


slr=vertex_loader_1:SLR1
slr=vertex_loader_2:SLR1
slr=vertex_loader_3:SLR1
slr=vertex_loader_4:SLR1
slr=vertex_loader_5:SLR1
slr=vertex_loader_6:SLR1
slr=vertex_loader_7:SLR1
slr=vertex_loader_8:SLR1


slr=vcache_vd_1:SLR0
slr=vcache_vd_2:SLR0
slr=vcache_vd_3:SLR0
slr=vcache_vd_4:SLR0
slr=vcache_vd_5:SLR0
slr=vcache_vd_6:SLR0
slr=vcache_vd_7:SLR0
slr=vcache_vd_8:SLR0


slr=vcache_mem_0_1:SLR0
slr=vcache_mem_1_1:SLR0
slr=end_ctrl_1:SLR0

sp=router_sink_1.mem:HBM[1]

sp=vcache_mem_0_1.data1:HBM[0]
sp=vcache_mem_0_1.data2:HBM[4]
sp=vcache_mem_0_1.data3:HBM[8]
sp=vcache_mem_0_1.data4:HBM[12]
sp=vcache_mem_0_1.data5:HBM[16]
sp=vcache_mem_0_1.data6:HBM[20]
sp=vcache_mem_0_1.data7:HBM[24]
sp=vcache_mem_0_1.data8:HBM[28]

sp=vcache_mem_1_1.data1:HBM[2]
sp=vcache_mem_1_1.data2:HBM[6]
sp=vcache_mem_1_1.data3:HBM[10]
sp=vcache_mem_1_1.data4:HBM[14]
sp=vcache_mem_1_1.data5:HBM[18]
sp=vcache_mem_1_1.data6:HBM[22]
sp=vcache_mem_1_1.data7:HBM[26]
sp=vcache_mem_1_1.data8:HBM[30]


[clock]
freqHz=450000000:rpa_router_1

[advanced]
param=compiler.userPostSysLinkOverlayTcl=./src/network_u55c/post_sys_link.tcl

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithRemap
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=SSI_SpreadLogic_high
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
