 set ::env(PROJECT_NAME) prim_xilinx
set ::env(DESIGN_TOP) prim_xilinx_pad_wrapper
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/prim_xilinx/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/prim_xilinx/rtl/prim_xilinx_pad_wrapper.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
