// Seed: 1804700151
module module_0;
  logic id_1;
  ;
  logic id_2;
  ;
  wire id_3 = id_1;
  assign id_2 = id_3 ? 1 : -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd45
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout tri1 id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_8;
  ;
  wire [id_1 : ""] id_9, id_10;
  assign id_4 = -1'b0 + 1'h0;
endmodule
