

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_104_4'
================================================================
* Date:           Sat Apr 12 12:19:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.263 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_4  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_131_fu_118_p2  |         +|   0|  0|  21|          14|          14|
    |i_43_fu_103_p2       |         +|   0|  0|  12|           4|           1|
    |sub_ln109_fu_146_p2  |         -|   0|  0|  32|          25|          25|
    |icmp_ln104_fu_97_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  79|          48|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_38_fu_40               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_38_fu_40               |  4|   0|    4|          0|
    |zext_ln104_reg_163       |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_104_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  accelerator<1437>_Pipeline_VITIS_LOOP_104_4|  return value|
|empty                   |   in|   14|     ap_none|                                        empty|        scalar|
|result_l3_address0      |  out|    4|   ap_memory|                                    result_l3|         array|
|result_l3_ce0           |  out|    1|   ap_memory|                                    result_l3|         array|
|result_l3_q0            |   in|   25|   ap_memory|                                    result_l3|         array|
|y_train_address0        |  out|   14|   ap_memory|                                      y_train|         array|
|y_train_ce0             |  out|    1|   ap_memory|                                      y_train|         array|
|y_train_q0              |   in|    1|   ap_memory|                                      y_train|         array|
|final_error_0_address0  |  out|    4|   ap_memory|                                final_error_0|         array|
|final_error_0_ce0       |  out|    1|   ap_memory|                                final_error_0|         array|
|final_error_0_we0       |  out|    1|   ap_memory|                                final_error_0|         array|
|final_error_0_d0        |  out|   25|   ap_memory|                                final_error_0|         array|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_38 = alloca i32 1" [../accelerator.h:104]   --->   Operation 5 'alloca' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln104 = store i4 0, i4 %i_38" [../accelerator.h:104]   --->   Operation 7 'store' 'store_ln104' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_105_5"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_38" [../accelerator.h:104]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln104 = icmp_eq  i4 %i, i4 10" [../accelerator.h:104]   --->   Operation 10 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.86ns)   --->   "%i_43 = add i4 %i, i4 1" [../accelerator.h:104]   --->   Operation 11 'add' 'i_43' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_105_5.split, void %for.inc68.exitStub" [../accelerator.h:104]   --->   Operation 12 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i4 %i" [../accelerator.h:104]   --->   Operation 13 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i4 %i" [../accelerator.h:104]   --->   Operation 14 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%empty_131 = add i14 %zext_ln104_1, i14 %tmp" [../accelerator.h:104]   --->   Operation 15 'add' 'empty_131' <Predicate = (!icmp_ln104)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i14 %empty_131" [../accelerator.h:109]   --->   Operation 16 'zext' 'zext_ln109' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%result_l3_addr = getelementptr i25 %result_l3, i64 0, i64 %zext_ln104" [../accelerator.h:109]   --->   Operation 17 'getelementptr' 'result_l3_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.79ns)   --->   "%result_l3_load = load i4 %result_l3_addr" [../accelerator.h:109]   --->   Operation 18 'load' 'result_l3_load' <Predicate = (!icmp_ln104)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_train_addr = getelementptr i1 %y_train, i64 0, i64 %zext_ln109" [../accelerator.h:109]   --->   Operation 19 'getelementptr' 'y_train_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%y_train_load = load i14 %y_train_addr" [../accelerator.h:109]   --->   Operation 20 'load' 'y_train_load' <Predicate = (!icmp_ln104)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14370> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln104 = store i4 %i_43, i4 %i_38" [../accelerator.h:104]   --->   Operation 21 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../accelerator.h:104]   --->   Operation 22 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../accelerator.h:104]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [../accelerator.h:104]   --->   Operation 24 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.79ns)   --->   "%result_l3_load = load i4 %result_l3_addr" [../accelerator.h:109]   --->   Operation 25 'load' 'result_l3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/2] (1.35ns)   --->   "%y_train_load = load i14 %y_train_addr" [../accelerator.h:109]   --->   Operation 26 'load' 'y_train_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14370> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %y_train_load, i17 0" [../accelerator.h:109]   --->   Operation 27 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i18 %shl_ln6" [../accelerator.h:109]   --->   Operation 28 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%sub_ln109 = sub i25 %result_l3_load, i25 %zext_ln109_1" [../accelerator.h:109]   --->   Operation 29 'sub' 'sub_ln109' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln104" [../accelerator.h:109]   --->   Operation 30 'getelementptr' 'final_error_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln109 = store i25 %sub_ln109, i4 %final_error_0_addr" [../accelerator.h:109]   --->   Operation 31 'store' 'store_ln109' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln104 = br void %VITIS_LOOP_105_5" [../accelerator.h:104]   --->   Operation 32 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_l3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_train]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ final_error_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_38                    (alloca           ) [ 010]
tmp                     (read             ) [ 000]
store_ln104             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln104              (icmp             ) [ 010]
i_43                    (add              ) [ 000]
br_ln104                (br               ) [ 000]
zext_ln104              (zext             ) [ 011]
zext_ln104_1            (zext             ) [ 000]
empty_131               (add              ) [ 000]
zext_ln109              (zext             ) [ 000]
result_l3_addr          (getelementptr    ) [ 011]
y_train_addr            (getelementptr    ) [ 011]
store_ln104             (store            ) [ 000]
specpipeline_ln104      (specpipeline     ) [ 000]
speclooptripcount_ln104 (speclooptripcount) [ 000]
specloopname_ln104      (specloopname     ) [ 000]
result_l3_load          (load             ) [ 000]
y_train_load            (load             ) [ 000]
shl_ln6                 (bitconcatenate   ) [ 000]
zext_ln109_1            (zext             ) [ 000]
sub_ln109               (sub              ) [ 000]
final_error_0_addr      (getelementptr    ) [ 000]
store_ln109             (store            ) [ 000]
br_ln104                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_l3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_l3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_train">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_train"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="final_error_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_error_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_96"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i1.i17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_38_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_38/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="14" slack="0"/>
<pin id="46" dir="0" index="1" bw="14" slack="0"/>
<pin id="47" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="result_l3_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="25" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_l3_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_l3_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="y_train_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="14" slack="0"/>
<pin id="67" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_train_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_train_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="final_error_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="25" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="1"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_error_0_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln109_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="25" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln104_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln104_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_43_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_43/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln104_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln104_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_131_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_131/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln109_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln104_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="shl_ln6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln109_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln109_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="25" slack="0"/>
<pin id="148" dir="0" index="1" bw="18" slack="0"/>
<pin id="149" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_38_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="163" class="1005" name="zext_ln104_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln104 "/>
</bind>
</comp>

<comp id="168" class="1005" name="result_l3_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="result_l3_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="y_train_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="1"/>
<pin id="175" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="y_train_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="117"><net_src comp="94" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="44" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="133"><net_src comp="103" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="70" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="57" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="156"><net_src comp="40" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="166"><net_src comp="109" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="171"><net_src comp="50" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="176"><net_src comp="63" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_train | {}
	Port: final_error_0 | {2 }
 - Input state : 
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_104_4 : empty | {1 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_104_4 : result_l3 | {1 2 }
	Port: accelerator<1437>_Pipeline_VITIS_LOOP_104_4 : y_train | {1 2 }
  - Chain level:
	State 1
		store_ln104 : 1
		i : 1
		icmp_ln104 : 2
		i_43 : 2
		br_ln104 : 3
		zext_ln104 : 2
		zext_ln104_1 : 2
		empty_131 : 3
		zext_ln109 : 4
		result_l3_addr : 3
		result_l3_load : 4
		y_train_addr : 5
		y_train_load : 6
		store_ln104 : 3
	State 2
		shl_ln6 : 1
		zext_ln109_1 : 2
		sub_ln109 : 3
		store_ln109 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     i_43_fu_103     |    0    |    12   |
|          |   empty_131_fu_118  |    0    |    21   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln109_fu_146  |    0    |    32   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln104_fu_97  |    0    |    12   |
|----------|---------------------|---------|---------|
|   read   |    tmp_read_fu_44   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln104_fu_109  |    0    |    0    |
|   zext   | zext_ln104_1_fu_114 |    0    |    0    |
|          |  zext_ln109_fu_124  |    0    |    0    |
|          | zext_ln109_1_fu_142 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln6_fu_134   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    77   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     i_38_reg_153     |    4   |
|result_l3_addr_reg_168|    4   |
| y_train_addr_reg_173 |   14   |
|  zext_ln104_reg_163  |   64   |
+----------------------+--------+
|         Total        |   86   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_70 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   36   ||  0.978  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   86   |   95   |
+-----------+--------+--------+--------+
