    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; uart_solinst_IntClock
uart_solinst_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
uart_solinst_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
uart_solinst_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
uart_solinst_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_solinst_IntClock__INDEX EQU 0x00
uart_solinst_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_solinst_IntClock__PM_ACT_MSK EQU 0x01
uart_solinst_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_solinst_IntClock__PM_STBY_MSK EQU 0x01

; isr_solinst_byte_rx
isr_solinst_byte_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_solinst_byte_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_solinst_byte_rx__INTC_MASK EQU 0x01
isr_solinst_byte_rx__INTC_NUMBER EQU 0
isr_solinst_byte_rx__INTC_PRIOR_NUM EQU 7
isr_solinst_byte_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_solinst_byte_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_solinst_byte_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; uart_solinst_BUART
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__5__MASK EQU 0x20
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__5__POS EQU 5
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__6__MASK EQU 0x40
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__6__POS EQU 6
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__7__MASK EQU 0x80
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__7__POS EQU 7
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__MASK EQU 0xE0
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
uart_solinst_BUART_sCR_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
uart_solinst_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
uart_solinst_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
uart_solinst_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
uart_solinst_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
uart_solinst_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
uart_solinst_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
uart_solinst_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
uart_solinst_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
uart_solinst_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
uart_solinst_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
uart_solinst_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
uart_solinst_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
uart_solinst_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
uart_solinst_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
uart_solinst_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
uart_solinst_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
uart_solinst_BUART_sRX_RxSts__0__MASK EQU 0x01
uart_solinst_BUART_sRX_RxSts__0__POS EQU 0
uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
uart_solinst_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_solinst_BUART_sRX_RxSts__3__POS EQU 3
uart_solinst_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_solinst_BUART_sRX_RxSts__4__POS EQU 4
uart_solinst_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_solinst_BUART_sRX_RxSts__5__POS EQU 5
uart_solinst_BUART_sRX_RxSts__6__MASK EQU 0x40
uart_solinst_BUART_sRX_RxSts__6__POS EQU 6
uart_solinst_BUART_sRX_RxSts__MASK EQU 0x79
uart_solinst_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
uart_solinst_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
uart_solinst_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
uart_solinst_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
uart_solinst_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
uart_solinst_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
uart_solinst_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
uart_solinst_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
uart_solinst_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
uart_solinst_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
uart_solinst_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
uart_solinst_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
uart_solinst_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
uart_solinst_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
uart_solinst_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
uart_solinst_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
uart_solinst_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
uart_solinst_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_solinst_BUART_sTX_TxSts__0__POS EQU 0
uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
uart_solinst_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_solinst_BUART_sTX_TxSts__1__POS EQU 1
uart_solinst_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_solinst_BUART_sTX_TxSts__2__POS EQU 2
uart_solinst_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_solinst_BUART_sTX_TxSts__3__POS EQU 3
uart_solinst_BUART_sTX_TxSts__MASK EQU 0x0F
uart_solinst_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
uart_solinst_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
uart_solinst_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1

; solinst_power_pin
solinst_power_pin__0__MASK EQU 0x08
solinst_power_pin__0__PC EQU CYREG_PRT12_PC3
solinst_power_pin__0__PORT EQU 12
solinst_power_pin__0__SHIFT EQU 3
solinst_power_pin__AG EQU CYREG_PRT12_AG
solinst_power_pin__BIE EQU CYREG_PRT12_BIE
solinst_power_pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
solinst_power_pin__BYP EQU CYREG_PRT12_BYP
solinst_power_pin__DM0 EQU CYREG_PRT12_DM0
solinst_power_pin__DM1 EQU CYREG_PRT12_DM1
solinst_power_pin__DM2 EQU CYREG_PRT12_DM2
solinst_power_pin__DR EQU CYREG_PRT12_DR
solinst_power_pin__INP_DIS EQU CYREG_PRT12_INP_DIS
solinst_power_pin__MASK EQU 0x08
solinst_power_pin__PORT EQU 12
solinst_power_pin__PRT EQU CYREG_PRT12_PRT
solinst_power_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
solinst_power_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
solinst_power_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
solinst_power_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
solinst_power_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
solinst_power_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
solinst_power_pin__PS EQU CYREG_PRT12_PS
solinst_power_pin__SHIFT EQU 3
solinst_power_pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
solinst_power_pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
solinst_power_pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
solinst_power_pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
solinst_power_pin__SLW EQU CYREG_PRT12_SLW

; uart_solinst_rx
uart_solinst_rx__0__MASK EQU 0x02
uart_solinst_rx__0__PC EQU CYREG_PRT0_PC1
uart_solinst_rx__0__PORT EQU 0
uart_solinst_rx__0__SHIFT EQU 1
uart_solinst_rx__AG EQU CYREG_PRT0_AG
uart_solinst_rx__AMUX EQU CYREG_PRT0_AMUX
uart_solinst_rx__BIE EQU CYREG_PRT0_BIE
uart_solinst_rx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
uart_solinst_rx__BYP EQU CYREG_PRT0_BYP
uart_solinst_rx__CTL EQU CYREG_PRT0_CTL
uart_solinst_rx__DM0 EQU CYREG_PRT0_DM0
uart_solinst_rx__DM1 EQU CYREG_PRT0_DM1
uart_solinst_rx__DM2 EQU CYREG_PRT0_DM2
uart_solinst_rx__DR EQU CYREG_PRT0_DR
uart_solinst_rx__INP_DIS EQU CYREG_PRT0_INP_DIS
uart_solinst_rx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
uart_solinst_rx__LCD_EN EQU CYREG_PRT0_LCD_EN
uart_solinst_rx__MASK EQU 0x02
uart_solinst_rx__PORT EQU 0
uart_solinst_rx__PRT EQU CYREG_PRT0_PRT
uart_solinst_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
uart_solinst_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
uart_solinst_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
uart_solinst_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
uart_solinst_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
uart_solinst_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
uart_solinst_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
uart_solinst_rx__PS EQU CYREG_PRT0_PS
uart_solinst_rx__SHIFT EQU 1
uart_solinst_rx__SLW EQU CYREG_PRT0_SLW

; uart_solinst_tx
uart_solinst_tx__0__MASK EQU 0x02
uart_solinst_tx__0__PC EQU CYREG_PRT4_PC1
uart_solinst_tx__0__PORT EQU 4
uart_solinst_tx__0__SHIFT EQU 1
uart_solinst_tx__AG EQU CYREG_PRT4_AG
uart_solinst_tx__AMUX EQU CYREG_PRT4_AMUX
uart_solinst_tx__BIE EQU CYREG_PRT4_BIE
uart_solinst_tx__BIT_MASK EQU CYREG_PRT4_BIT_MASK
uart_solinst_tx__BYP EQU CYREG_PRT4_BYP
uart_solinst_tx__CTL EQU CYREG_PRT4_CTL
uart_solinst_tx__DM0 EQU CYREG_PRT4_DM0
uart_solinst_tx__DM1 EQU CYREG_PRT4_DM1
uart_solinst_tx__DM2 EQU CYREG_PRT4_DM2
uart_solinst_tx__DR EQU CYREG_PRT4_DR
uart_solinst_tx__INP_DIS EQU CYREG_PRT4_INP_DIS
uart_solinst_tx__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
uart_solinst_tx__LCD_EN EQU CYREG_PRT4_LCD_EN
uart_solinst_tx__MASK EQU 0x02
uart_solinst_tx__PORT EQU 4
uart_solinst_tx__PRT EQU CYREG_PRT4_PRT
uart_solinst_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
uart_solinst_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
uart_solinst_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
uart_solinst_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
uart_solinst_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
uart_solinst_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
uart_solinst_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
uart_solinst_tx__PS EQU CYREG_PRT4_PS
uart_solinst_tx__SHIFT EQU 1
uart_solinst_tx__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_ES1
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_ES1
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
