/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [21:0] _03_;
  wire [7:0] _04_;
  reg [3:0] _05_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_55z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_30z ? celloutsig_0_20z : celloutsig_0_7z);
  assign celloutsig_0_39z = ~celloutsig_0_9z;
  assign celloutsig_0_47z = ~celloutsig_0_17z;
  assign celloutsig_1_0z = ~in_data[123];
  assign celloutsig_1_19z = ~celloutsig_1_3z;
  assign celloutsig_0_11z = ~celloutsig_0_20z;
  assign celloutsig_0_64z = ~((celloutsig_0_44z | celloutsig_0_29z) & (celloutsig_0_14z | celloutsig_0_17z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_0z | in_data[175]));
  assign celloutsig_0_29z = ~((celloutsig_0_13z | celloutsig_0_7z) & (celloutsig_0_22z | celloutsig_0_7z));
  assign celloutsig_0_35z = ~(celloutsig_0_17z ^ celloutsig_0_6z[1]);
  assign celloutsig_0_63z = ~(celloutsig_0_9z ^ celloutsig_0_48z);
  assign celloutsig_1_18z = ~(in_data[170] ^ celloutsig_1_2z);
  assign celloutsig_0_22z = ~(celloutsig_0_55z ^ in_data[56]);
  reg [7:0] _19_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 8'h00;
    else _19_ <= in_data[56:49];
  assign { _01_, _03_[20], _04_[5:1], _00_ } = _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { _01_, 1'h1, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_55z };
  assign celloutsig_0_48z = { celloutsig_0_43z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_19z } > { 1'h1, celloutsig_0_22z, celloutsig_0_47z, celloutsig_0_55z };
  assign celloutsig_0_20z = in_data[82:77] > { celloutsig_0_1z, _02_, 2'h2 };
  assign celloutsig_0_17z = { _04_[5:3], 1'h0 } > { celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_1z = in_data[92:89] > in_data[6:3];
  assign celloutsig_0_26z = { in_data[12], celloutsig_0_9z, 1'h0 } > celloutsig_0_16z[2:0];
  assign celloutsig_0_28z = { celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_55z } > { celloutsig_0_22z, 1'h1, celloutsig_0_17z };
  assign celloutsig_0_43z = { _01_, _03_[20], _04_[5], celloutsig_0_32z } < { celloutsig_0_35z, celloutsig_0_40z, celloutsig_0_11z, 1'h0 };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[152]);
  assign celloutsig_1_3z = celloutsig_1_0z & ~(in_data[179]);
  assign celloutsig_0_12z = celloutsig_0_20z & ~(celloutsig_0_6z[0]);
  assign celloutsig_0_18z = celloutsig_0_12z & ~(celloutsig_0_17z);
  assign celloutsig_0_9z = celloutsig_0_1z & _02_[2];
  assign celloutsig_0_30z = _05_[0] & celloutsig_0_22z;
  assign celloutsig_0_32z = ~^ { celloutsig_0_26z, celloutsig_0_15z[0], celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_15z[0], celloutsig_0_20z };
  assign celloutsig_0_40z = ~^ { in_data[6:1], celloutsig_0_1z, 1'h0, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_55z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_11z, _02_, celloutsig_0_55z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_33z, _05_, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_27z, _01_, _03_[20], _04_[5:1], _00_, celloutsig_0_12z, celloutsig_0_39z, celloutsig_0_31z };
  assign celloutsig_0_44z = ~^ { celloutsig_0_16z[3:0], celloutsig_0_32z, 1'h1, celloutsig_0_39z, celloutsig_0_31z, celloutsig_0_40z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_19z, 1'h0, _01_, _03_[20], _04_[5:1], _00_, celloutsig_0_15z[0], 4'h0 };
  assign celloutsig_0_6z = _04_[3:1] >>> _04_[4:2];
  assign celloutsig_0_15z = { celloutsig_0_1z, 1'h0, celloutsig_0_7z } >>> celloutsig_0_6z;
  assign celloutsig_0_16z = { celloutsig_0_55z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_7z } >>> { celloutsig_0_15z[2], 2'h3, _02_, celloutsig_0_7z };
  assign celloutsig_0_7z = ~celloutsig_0_1z;
  assign celloutsig_0_55z = ~_01_;
  assign celloutsig_0_33z = ~celloutsig_0_19z;
  assign { _03_[21], _03_[17:15], _03_[13:8], _03_[6:0] } = { _01_, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_55z, celloutsig_0_19z, celloutsig_0_40z, celloutsig_0_47z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z };
  assign { _04_[7:6], _04_[0] } = { _01_, _03_[20], _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
