//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_30
.address_size 64

	// .globl	PstGenerationKernel

.visible .entry PstGenerationKernel(
	.param .u64 PstGenerationKernel_param_0,
	.param .u32 PstGenerationKernel_param_1,
	.param .u64 PstGenerationKernel_param_2,
	.param .u32 PstGenerationKernel_param_3,
	.param .u64 PstGenerationKernel_param_4,
	.param .u32 PstGenerationKernel_param_5,
	.param .u64 PstGenerationKernel_param_6,
	.param .u32 PstGenerationKernel_param_7,
	.param .u64 PstGenerationKernel_param_8,
	.param .u32 PstGenerationKernel_param_9,
	.param .u32 PstGenerationKernel_param_10,
	.param .u64 PstGenerationKernel_param_11,
	.param .u32 PstGenerationKernel_param_12,
	.param .u32 PstGenerationKernel_param_13,
	.param .u64 PstGenerationKernel_param_14,
	.param .u32 PstGenerationKernel_param_15,
	.param .u32 PstGenerationKernel_param_16
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<20>;
	.reg .f64 	%fd<11>;
	.reg .s64 	%rd<23>;


	ld.param.u64 	%rd1, [PstGenerationKernel_param_0];
	ld.param.u64 	%rd6, [PstGenerationKernel_param_2];
	ld.param.u64 	%rd2, [PstGenerationKernel_param_4];
	ld.param.u64 	%rd3, [PstGenerationKernel_param_6];
	ld.param.u64 	%rd4, [PstGenerationKernel_param_8];
	ld.param.u32 	%r4, [PstGenerationKernel_param_10];
	ld.param.u64 	%rd5, [PstGenerationKernel_param_11];
	ld.param.u32 	%r5, [PstGenerationKernel_param_13];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	cvta.to.global.u64 	%rd7, %rd6;
	ld.global.u32 	%r10, [%rd7];
	rem.s32 	%r1, %r9, %r10;
	mul.lo.s32 	%r11, %r10, 26;
	div.s32 	%r2, %r9, %r11;
	div.s32 	%r12, %r9, %r10;
	mul.hi.s32 	%r13, %r12, 1321528399;
	shr.u32 	%r14, %r13, 31;
	shr.s32 	%r15, %r13, 3;
	add.s32 	%r16, %r15, %r14;
	mul.lo.s32 	%r17, %r16, 26;
	sub.s32 	%r3, %r12, %r17;
	setp.lt.s32	%p1, %r2, %r10;
	setp.gt.s32	%p2, %r2, %r1;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_3;
	bra.uni 	BB0_1;

BB0_1:
	cvta.to.global.u64 	%rd8, %rd1;
	cvta.to.global.u64 	%rd9, %rd2;
	mul.wide.s32 	%rd10, %r2, 8;
	add.s64 	%rd11, %rd8, %rd10;
	mul.wide.s32 	%rd12, %r1, 8;
	add.s64 	%rd13, %rd8, %rd12;
	ld.global.f64 	%fd2, [%rd13];
	ld.global.f64 	%fd3, [%rd11];
	sub.f64 	%fd4, %fd3, %fd2;
	setp.lt.f64	%p4, %fd4, 0d0000000000000000;
	neg.f64 	%fd5, %fd4;
	selp.f64	%fd6, %fd5, %fd4, %p4;
	mul.wide.s32 	%rd14, %r3, 8;
	add.s64 	%rd15, %rd9, %rd14;
	ld.global.f64 	%fd7, [%rd15];
	sub.f64 	%fd8, %fd6, %fd7;
	setp.lt.f64	%p5, %fd8, 0d0000000000000000;
	neg.f64 	%fd9, %fd8;
	selp.f64	%fd1, %fd9, %fd8, %p5;
	cvta.to.global.u64 	%rd16, %rd3;
	ld.global.f64 	%fd10, [%rd16];
	setp.geu.f64	%p6, %fd1, %fd10;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd17, %rd5;
	cvta.to.global.u64 	%rd18, %rd4;
	mad.lo.s32 	%r18, %r1, %r4, %r2;
	mul.wide.s32 	%rd19, %r18, 2;
	add.s64 	%rd20, %rd18, %rd19;
	st.global.u16 	[%rd20], %r3;
	mad.lo.s32 	%r19, %r1, %r5, %r2;
	mul.wide.s32 	%rd21, %r19, 8;
	add.s64 	%rd22, %rd17, %rd21;
	st.global.f64 	[%rd22], %fd1;

BB0_3:
	ret;
}

	// .globl	GpuGeneratedAverageIntensities
.visible .entry GpuGeneratedAverageIntensities(
	.param .u64 GpuGeneratedAverageIntensities_param_0,
	.param .u32 GpuGeneratedAverageIntensities_param_1,
	.param .u64 GpuGeneratedAverageIntensities_param_2,
	.param .u32 GpuGeneratedAverageIntensities_param_3,
	.param .u64 GpuGeneratedAverageIntensities_param_4,
	.param .u32 GpuGeneratedAverageIntensities_param_5,
	.param .u32 GpuGeneratedAverageIntensities_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<11>;
	.reg .f64 	%fd<5>;
	.reg .s64 	%rd<13>;


	ld.param.u64 	%rd1, [GpuGeneratedAverageIntensities_param_0];
	ld.param.u64 	%rd3, [GpuGeneratedAverageIntensities_param_2];
	ld.param.u64 	%rd2, [GpuGeneratedAverageIntensities_param_4];
	ld.param.u32 	%r3, [GpuGeneratedAverageIntensities_param_6];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	cvta.to.global.u64 	%rd4, %rd3;
	ld.global.u32 	%r8, [%rd4];
	rem.s32 	%r1, %r7, %r8;
	div.s32 	%r9, %r7, %r8;
	add.s32 	%r2, %r9, %r1;
	setp.lt.s32	%p1, %r2, %r8;
	setp.gt.s32	%p2, %r9, 0;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB1_2;
	bra.uni 	BB1_1;

BB1_1:
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd5, %rd7;
	mul.wide.s32 	%rd9, %r2, 8;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.f64 	%fd1, [%rd10];
	ld.global.f64 	%fd2, [%rd8];
	add.f64 	%fd3, %fd2, %fd1;
	mul.f64 	%fd4, %fd3, 0d3FE0000000000000;
	mad.lo.s32 	%r10, %r1, %r3, %r2;
	mul.wide.s32 	%rd11, %r10, 8;
	add.s64 	%rd12, %rd6, %rd11;
	st.global.f64 	[%rd12], %fd4;

BB1_2:
	ret;
}


