// Seed: 1570124654
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output logic id_3,
    input tri1 id_4,
    input logic id_5,
    output wand id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9
    , id_14,
    input uwire id_10,
    output tri id_11#(.id_15(id_7 > 1'h0)),
    input wand id_12
);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  always @* id_3 <= id_5;
endmodule
