`timescale 1ns / 1ps

module csa_16bit_tb;
  reg [15:0] a, b;
  wire [15:0] sum;
  wire cout;

  csa_16bit dut (.a(a), .b(b), .sum(sum), .cout(cout) );

  initial begin
    a = 16'b0000000000000001; b = 16'b0000000000000001; 
    #10;
    a = 16'b0000000000000011; b = 16'b0000000000000011;
    #10;
    a = 16'b0000000000000101; b = 16'b0000000000000110;
    #10;
    a = 16'b1010101010101010; b = 16'b0101010101010101;
    #10;
    a = 16'b1111000011110000; b = 16'b0000111100001111;
    #10;

    a = 16'b1111111111111111; b = 16'b0000000000000001;
    #10;

    a = 16'b0000000000000000; b = 16'b1111111111111111;
    #10;

    a = 16'b1000000000000000; b = 16'b1000000000000000;
    #10;

    a = 16'b0000000000000000; b = 16'b0000000000000000;
    #10;

    a = 16'b0101010101010101; b = 16'b0000000000000000;
    #10;

    a = 16'b0101010101010101; b = 16'b0101010101010101;
    #10;

    a = 16'b1111111111111111; b = 16'b1111111111111111;
    #10;

    $finish;
  end

endmodule
