# vlsi-xor-cadence-analysis
 Design and simulation of a CMOS XOR gate using Cadence Virtuoso Schematic Editor. Includes schematic design, DC transfer characteristics, and transient response analysis under varying transistor widths and temperature conditions using parametric analysis.
