# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../5_D_FF_low_reset_high_set_posedge_triggred/5_D_FF_low_reset_high_set_posedge_triggred.srcs/sources_1/new/D_FF.v" \
"../../../../../1_MUX2X1/1_MUX2X1.srcs/sources_1/new/MUX2x1.v" \
"../../../../../2_MUX4X1_using_2x1/MUX4X1_using_2x1.srcs/sources_1/new/MUX4X1_using2x1.v" \
"../../../../Universal_shift_registor_4bit.srcs/sources_1/new/Univ_shift_reg.v" \
"../../../../Universal_shift_registor_4bit.srcs/sim_1/new/Univ_shift_reg_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
