    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ETH_IntClock
ETH_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ETH_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ETH_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ETH_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ETH_IntClock__INDEX EQU 0x00
ETH_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ETH_IntClock__PM_ACT_MSK EQU 0x01
ETH_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ETH_IntClock__PM_STBY_MSK EQU 0x01

; URT_IntClock
URT_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
URT_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
URT_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
URT_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
URT_IntClock__INDEX EQU 0x01
URT_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
URT_IntClock__PM_ACT_MSK EQU 0x02
URT_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
URT_IntClock__PM_STBY_MSK EQU 0x02

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; ETH_BSPIM
ETH_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ETH_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
ETH_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
ETH_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ETH_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ETH_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ETH_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
ETH_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
ETH_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
ETH_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ETH_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ETH_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ETH_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ETH_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ETH_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ETH_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ETH_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ETH_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ETH_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ETH_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ETH_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ETH_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
ETH_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ETH_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ETH_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
ETH_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ETH_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ETH_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
ETH_BSPIM_RxStsReg__4__MASK EQU 0x10
ETH_BSPIM_RxStsReg__4__POS EQU 4
ETH_BSPIM_RxStsReg__5__MASK EQU 0x20
ETH_BSPIM_RxStsReg__5__POS EQU 5
ETH_BSPIM_RxStsReg__6__MASK EQU 0x40
ETH_BSPIM_RxStsReg__6__POS EQU 6
ETH_BSPIM_RxStsReg__MASK EQU 0x70
ETH_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
ETH_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ETH_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
ETH_BSPIM_TxStsReg__0__MASK EQU 0x01
ETH_BSPIM_TxStsReg__0__POS EQU 0
ETH_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ETH_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ETH_BSPIM_TxStsReg__1__MASK EQU 0x02
ETH_BSPIM_TxStsReg__1__POS EQU 1
ETH_BSPIM_TxStsReg__2__MASK EQU 0x04
ETH_BSPIM_TxStsReg__2__POS EQU 2
ETH_BSPIM_TxStsReg__3__MASK EQU 0x08
ETH_BSPIM_TxStsReg__3__POS EQU 3
ETH_BSPIM_TxStsReg__4__MASK EQU 0x10
ETH_BSPIM_TxStsReg__4__POS EQU 4
ETH_BSPIM_TxStsReg__MASK EQU 0x1F
ETH_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
ETH_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ETH_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
ETH_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
ETH_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
ETH_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
ETH_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
ETH_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ETH_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
ETH_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
ETH_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
ETH_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
ETH_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
ETH_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
ETH_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
ETH_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
ETH_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ETH_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
ETH_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
ETH_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
ETH_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ETH_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; URT_BUART
URT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
URT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
URT_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
URT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
URT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
URT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
URT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
URT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
URT_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
URT_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
URT_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
URT_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
URT_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
URT_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
URT_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
URT_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
URT_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
URT_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
URT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
URT_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
URT_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
URT_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
URT_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
URT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
URT_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
URT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
URT_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
URT_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
URT_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
URT_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
URT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
URT_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
URT_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
URT_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
URT_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
URT_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
URT_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
URT_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
URT_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
URT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
URT_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
URT_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
URT_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
URT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
URT_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
URT_BUART_sRX_RxSts__3__MASK EQU 0x08
URT_BUART_sRX_RxSts__3__POS EQU 3
URT_BUART_sRX_RxSts__4__MASK EQU 0x10
URT_BUART_sRX_RxSts__4__POS EQU 4
URT_BUART_sRX_RxSts__5__MASK EQU 0x20
URT_BUART_sRX_RxSts__5__POS EQU 5
URT_BUART_sRX_RxSts__MASK EQU 0x38
URT_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
URT_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
URT_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
URT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
URT_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
URT_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
URT_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
URT_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
URT_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
URT_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
URT_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
URT_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
URT_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
URT_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
URT_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
URT_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
URT_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
URT_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
URT_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
URT_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
URT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
URT_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
URT_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
URT_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
URT_BUART_sTX_TxSts__0__MASK EQU 0x01
URT_BUART_sTX_TxSts__0__POS EQU 0
URT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
URT_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
URT_BUART_sTX_TxSts__1__MASK EQU 0x02
URT_BUART_sTX_TxSts__1__POS EQU 1
URT_BUART_sTX_TxSts__2__MASK EQU 0x04
URT_BUART_sTX_TxSts__2__POS EQU 2
URT_BUART_sTX_TxSts__3__MASK EQU 0x08
URT_BUART_sTX_TxSts__3__POS EQU 3
URT_BUART_sTX_TxSts__MASK EQU 0x0F
URT_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
URT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
URT_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
URT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
URT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
URT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
URT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
URT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
URT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
URT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
URT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
URT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
URT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
URT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1

; LDON_CK
LDON_CK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LDON_CK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LDON_CK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LDON_CK__CFG2_SRC_SEL_MASK EQU 0x07
LDON_CK__INDEX EQU 0x03
LDON_CK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LDON_CK__PM_ACT_MSK EQU 0x08
LDON_CK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LDON_CK__PM_STBY_MSK EQU 0x08

; LDON_CR
LDON_CR_Sync_ctrl_reg__0__MASK EQU 0x01
LDON_CR_Sync_ctrl_reg__0__POS EQU 0
LDON_CR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LDON_CR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LDON_CR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LDON_CR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
LDON_CR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
LDON_CR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LDON_CR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LDON_CR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
LDON_CR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
LDON_CR_Sync_ctrl_reg__1__MASK EQU 0x02
LDON_CR_Sync_ctrl_reg__1__POS EQU 1
LDON_CR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LDON_CR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
LDON_CR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LDON_CR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
LDON_CR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
LDON_CR_Sync_ctrl_reg__MASK EQU 0x03
LDON_CR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
LDON_CR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
LDON_CR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; DMA_RX
DMA_RX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_RX__DRQ_NUMBER EQU 0
DMA_RX__NUMBEROF_TDS EQU 0
DMA_RX__PRIORITY EQU 2
DMA_RX__TERMIN_EN EQU 0
DMA_RX__TERMIN_SEL EQU 0
DMA_RX__TERMOUT0_EN EQU 0
DMA_RX__TERMOUT0_SEL EQU 0
DMA_RX__TERMOUT1_EN EQU 0
DMA_RX__TERMOUT1_SEL EQU 0

; DMA_TX
DMA_TX__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_TX__DRQ_NUMBER EQU 1
DMA_TX__NUMBEROF_TDS EQU 0
DMA_TX__PRIORITY EQU 2
DMA_TX__TERMIN_EN EQU 0
DMA_TX__TERMIN_SEL EQU 0
DMA_TX__TERMOUT0_EN EQU 0
DMA_TX__TERMOUT0_SEL EQU 0
DMA_TX__TERMOUT1_EN EQU 0
DMA_TX__TERMOUT1_SEL EQU 0

; EINT
EINT__0__MASK EQU 0x04
EINT__0__PC EQU CYREG_PRT6_PC2
EINT__0__PORT EQU 6
EINT__0__SHIFT EQU 2
EINT__AG EQU CYREG_PRT6_AG
EINT__AMUX EQU CYREG_PRT6_AMUX
EINT__BIE EQU CYREG_PRT6_BIE
EINT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EINT__BYP EQU CYREG_PRT6_BYP
EINT__CTL EQU CYREG_PRT6_CTL
EINT__DM0 EQU CYREG_PRT6_DM0
EINT__DM1 EQU CYREG_PRT6_DM1
EINT__DM2 EQU CYREG_PRT6_DM2
EINT__DR EQU CYREG_PRT6_DR
EINT__INP_DIS EQU CYREG_PRT6_INP_DIS
EINT__INTSTAT EQU CYREG_PICU6_INTSTAT
EINT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EINT__LCD_EN EQU CYREG_PRT6_LCD_EN
EINT__MASK EQU 0x04
EINT__PORT EQU 6
EINT__PRT EQU CYREG_PRT6_PRT
EINT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EINT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EINT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EINT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EINT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EINT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EINT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EINT__PS EQU CYREG_PRT6_PS
EINT__SHIFT EQU 2
EINT__SLW EQU CYREG_PRT6_SLW
EINT__SNAP EQU CYREG_PICU6_SNAP

; LDON
LDON__0__MASK EQU 0x80
LDON__0__PC EQU CYREG_PRT12_PC7
LDON__0__PORT EQU 12
LDON__0__SHIFT EQU 7
LDON__AG EQU CYREG_PRT12_AG
LDON__BIE EQU CYREG_PRT12_BIE
LDON__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LDON__BYP EQU CYREG_PRT12_BYP
LDON__DM0 EQU CYREG_PRT12_DM0
LDON__DM1 EQU CYREG_PRT12_DM1
LDON__DM2 EQU CYREG_PRT12_DM2
LDON__DR EQU CYREG_PRT12_DR
LDON__INP_DIS EQU CYREG_PRT12_INP_DIS
LDON__MASK EQU 0x80
LDON__PORT EQU 12
LDON__PRT EQU CYREG_PRT12_PRT
LDON__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LDON__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LDON__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LDON__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LDON__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LDON__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LDON__PS EQU CYREG_PRT12_PS
LDON__SHIFT EQU 7
LDON__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LDON__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LDON__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LDON__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LDON__SLW EQU CYREG_PRT12_SLW

; MISO
MISO__0__MASK EQU 0x01
MISO__0__PC EQU CYREG_PRT6_PC0
MISO__0__PORT EQU 6
MISO__0__SHIFT EQU 0
MISO__AG EQU CYREG_PRT6_AG
MISO__AMUX EQU CYREG_PRT6_AMUX
MISO__BIE EQU CYREG_PRT6_BIE
MISO__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MISO__BYP EQU CYREG_PRT6_BYP
MISO__CTL EQU CYREG_PRT6_CTL
MISO__DM0 EQU CYREG_PRT6_DM0
MISO__DM1 EQU CYREG_PRT6_DM1
MISO__DM2 EQU CYREG_PRT6_DM2
MISO__DR EQU CYREG_PRT6_DR
MISO__INP_DIS EQU CYREG_PRT6_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT6_LCD_EN
MISO__MASK EQU 0x01
MISO__PORT EQU 6
MISO__PRT EQU CYREG_PRT6_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MISO__PS EQU CYREG_PRT6_PS
MISO__SHIFT EQU 0
MISO__SLW EQU CYREG_PRT6_SLW

; MOSI
MOSI__0__MASK EQU 0x40
MOSI__0__PC EQU CYREG_PRT6_PC6
MOSI__0__PORT EQU 6
MOSI__0__SHIFT EQU 6
MOSI__AG EQU CYREG_PRT6_AG
MOSI__AMUX EQU CYREG_PRT6_AMUX
MOSI__BIE EQU CYREG_PRT6_BIE
MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MOSI__BYP EQU CYREG_PRT6_BYP
MOSI__CTL EQU CYREG_PRT6_CTL
MOSI__DM0 EQU CYREG_PRT6_DM0
MOSI__DM1 EQU CYREG_PRT6_DM1
MOSI__DM2 EQU CYREG_PRT6_DM2
MOSI__DR EQU CYREG_PRT6_DR
MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
MOSI__MASK EQU 0x40
MOSI__PORT EQU 6
MOSI__PRT EQU CYREG_PRT6_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MOSI__PS EQU CYREG_PRT6_PS
MOSI__SHIFT EQU 6
MOSI__SLW EQU CYREG_PRT6_SLW

; SCLK
SCLK__0__MASK EQU 0x02
SCLK__0__PC EQU CYREG_PRT6_PC1
SCLK__0__PORT EQU 6
SCLK__0__SHIFT EQU 1
SCLK__AG EQU CYREG_PRT6_AG
SCLK__AMUX EQU CYREG_PRT6_AMUX
SCLK__BIE EQU CYREG_PRT6_BIE
SCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SCLK__BYP EQU CYREG_PRT6_BYP
SCLK__CTL EQU CYREG_PRT6_CTL
SCLK__DM0 EQU CYREG_PRT6_DM0
SCLK__DM1 EQU CYREG_PRT6_DM1
SCLK__DM2 EQU CYREG_PRT6_DM2
SCLK__DR EQU CYREG_PRT6_DR
SCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
SCLK__MASK EQU 0x02
SCLK__PORT EQU 6
SCLK__PRT EQU CYREG_PRT6_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SCLK__PS EQU CYREG_PRT6_PS
SCLK__SHIFT EQU 1
SCLK__SLW EQU CYREG_PRT6_SLW

; TEST
TEST__0__MASK EQU 0x08
TEST__0__PC EQU CYREG_PRT6_PC3
TEST__0__PORT EQU 6
TEST__0__SHIFT EQU 3
TEST__AG EQU CYREG_PRT6_AG
TEST__AMUX EQU CYREG_PRT6_AMUX
TEST__BIE EQU CYREG_PRT6_BIE
TEST__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TEST__BYP EQU CYREG_PRT6_BYP
TEST__CTL EQU CYREG_PRT6_CTL
TEST__DM0 EQU CYREG_PRT6_DM0
TEST__DM1 EQU CYREG_PRT6_DM1
TEST__DM2 EQU CYREG_PRT6_DM2
TEST__DR EQU CYREG_PRT6_DR
TEST__INP_DIS EQU CYREG_PRT6_INP_DIS
TEST__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TEST__LCD_EN EQU CYREG_PRT6_LCD_EN
TEST__MASK EQU 0x08
TEST__PORT EQU 6
TEST__PRT EQU CYREG_PRT6_PRT
TEST__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TEST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TEST__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TEST__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TEST__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TEST__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TEST__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TEST__PS EQU CYREG_PRT6_PS
TEST__SHIFT EQU 3
TEST__SLW EQU CYREG_PRT6_SLW

; ECS
ECS__0__MASK EQU 0x80
ECS__0__PC EQU CYREG_PRT6_PC7
ECS__0__PORT EQU 6
ECS__0__SHIFT EQU 7
ECS__AG EQU CYREG_PRT6_AG
ECS__AMUX EQU CYREG_PRT6_AMUX
ECS__BIE EQU CYREG_PRT6_BIE
ECS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
ECS__BYP EQU CYREG_PRT6_BYP
ECS__CTL EQU CYREG_PRT6_CTL
ECS__DM0 EQU CYREG_PRT6_DM0
ECS__DM1 EQU CYREG_PRT6_DM1
ECS__DM2 EQU CYREG_PRT6_DM2
ECS__DR EQU CYREG_PRT6_DR
ECS__INP_DIS EQU CYREG_PRT6_INP_DIS
ECS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
ECS__LCD_EN EQU CYREG_PRT6_LCD_EN
ECS__MASK EQU 0x80
ECS__PORT EQU 6
ECS__PRT EQU CYREG_PRT6_PRT
ECS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
ECS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
ECS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
ECS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
ECS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
ECS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
ECS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
ECS__PS EQU CYREG_PRT6_PS
ECS__SHIFT EQU 7
ECS__SLW EQU CYREG_PRT6_SLW

; ETC
ETC__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ETC__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ETC__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ETC__CFG2_SRC_SEL_MASK EQU 0x07
ETC__INDEX EQU 0x02
ETC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ETC__PM_ACT_MSK EQU 0x04
ETC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ETC__PM_STBY_MSK EQU 0x04

; ETE
ETE__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ETE__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ETE__INTC_MASK EQU 0x400
ETE__INTC_NUMBER EQU 10
ETE__INTC_PRIOR_NUM EQU 7
ETE__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
ETE__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ETE__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ETW
ETW__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ETW__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ETW__INTC_MASK EQU 0x01
ETW__INTC_NUMBER EQU 0
ETW__INTC_PRIOR_NUM EQU 6
ETW__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ETW__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ETW__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; URX
URX__0__MASK EQU 0x10
URX__0__PC EQU CYREG_PRT1_PC4
URX__0__PORT EQU 1
URX__0__SHIFT EQU 4
URX__AG EQU CYREG_PRT1_AG
URX__AMUX EQU CYREG_PRT1_AMUX
URX__BIE EQU CYREG_PRT1_BIE
URX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
URX__BYP EQU CYREG_PRT1_BYP
URX__CTL EQU CYREG_PRT1_CTL
URX__DM0 EQU CYREG_PRT1_DM0
URX__DM1 EQU CYREG_PRT1_DM1
URX__DM2 EQU CYREG_PRT1_DM2
URX__DR EQU CYREG_PRT1_DR
URX__INP_DIS EQU CYREG_PRT1_INP_DIS
URX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
URX__LCD_EN EQU CYREG_PRT1_LCD_EN
URX__MASK EQU 0x10
URX__PORT EQU 1
URX__PRT EQU CYREG_PRT1_PRT
URX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
URX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
URX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
URX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
URX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
URX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
URX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
URX__PS EQU CYREG_PRT1_PS
URX__SHIFT EQU 4
URX__SLW EQU CYREG_PRT1_SLW

; UTX
UTX__0__MASK EQU 0x20
UTX__0__PC EQU CYREG_PRT1_PC5
UTX__0__PORT EQU 1
UTX__0__SHIFT EQU 5
UTX__AG EQU CYREG_PRT1_AG
UTX__AMUX EQU CYREG_PRT1_AMUX
UTX__BIE EQU CYREG_PRT1_BIE
UTX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
UTX__BYP EQU CYREG_PRT1_BYP
UTX__CTL EQU CYREG_PRT1_CTL
UTX__DM0 EQU CYREG_PRT1_DM0
UTX__DM1 EQU CYREG_PRT1_DM1
UTX__DM2 EQU CYREG_PRT1_DM2
UTX__DR EQU CYREG_PRT1_DR
UTX__INP_DIS EQU CYREG_PRT1_INP_DIS
UTX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
UTX__LCD_EN EQU CYREG_PRT1_LCD_EN
UTX__MASK EQU 0x20
UTX__PORT EQU 1
UTX__PRT EQU CYREG_PRT1_PRT
UTX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
UTX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
UTX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
UTX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
UTX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
UTX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
UTX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
UTX__PS EQU CYREG_PRT1_PS
UTX__SHIFT EQU 5
UTX__SLW EQU CYREG_PRT1_SLW

; HB
HB__0__MASK EQU 0x80
HB__0__PC EQU CYREG_PRT2_PC7
HB__0__PORT EQU 2
HB__0__SHIFT EQU 7
HB__AG EQU CYREG_PRT2_AG
HB__AMUX EQU CYREG_PRT2_AMUX
HB__BIE EQU CYREG_PRT2_BIE
HB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
HB__BYP EQU CYREG_PRT2_BYP
HB__CTL EQU CYREG_PRT2_CTL
HB__DM0 EQU CYREG_PRT2_DM0
HB__DM1 EQU CYREG_PRT2_DM1
HB__DM2 EQU CYREG_PRT2_DM2
HB__DR EQU CYREG_PRT2_DR
HB__INP_DIS EQU CYREG_PRT2_INP_DIS
HB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
HB__LCD_EN EQU CYREG_PRT2_LCD_EN
HB__MASK EQU 0x80
HB__PORT EQU 2
HB__PRT EQU CYREG_PRT2_PRT
HB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
HB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
HB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
HB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
HB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
HB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
HB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
HB__PS EQU CYREG_PRT2_PS
HB__SHIFT EQU 7
HB__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 44000000
BCLK__BUS_CLK__KHZ EQU 44000
BCLK__BUS_CLK__MHZ EQU 44
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
