Mem.numAccesses: 1012
l2_tlb_0.numAccesses: 214
l2_tlb_0.numMisses: 127
l1_tlb_0.numAccesses: 250
l1_tlb_0.numMisses: 214
address_stream_0.numAddressesGenerated: 250
l2_tlb_1.numAccesses: 214
l2_tlb_1.numMisses: 126
l1_tlb_1.numAccesses: 250
l1_tlb_1.numMisses: 214
address_stream_1.numAddressesGenerated: 250
l2_tlb_2.numAccesses: 214
l2_tlb_2.numMisses: 126
l1_tlb_2.numAccesses: 250
l1_tlb_2.numMisses: 214
address_stream_2.numAddressesGenerated: 250
l2_tlb_3.numAccesses: 214
l2_tlb_3.numMisses: 127
l1_tlb_3.numAccesses: 250
l1_tlb_3.numMisses: 214
address_stream_3.numAddressesGenerated: 250
l2_tlb_4.numAccesses: 214
l2_tlb_4.numMisses: 127
l1_tlb_4.numAccesses: 250
l1_tlb_4.numMisses: 214
address_stream_4.numAddressesGenerated: 250
l2_tlb_5.numAccesses: 211
l2_tlb_5.numMisses: 125
l1_tlb_5.numAccesses: 250
l1_tlb_5.numMisses: 211
address_stream_5.numAddressesGenerated: 250
l2_tlb_6.numAccesses: 214
l2_tlb_6.numMisses: 127
l1_tlb_6.numAccesses: 250
l1_tlb_6.numMisses: 214
address_stream_6.numAddressesGenerated: 250
l2_tlb_7.numAccesses: 214
l2_tlb_7.numMisses: 127
l1_tlb_7.numAccesses: 250
l1_tlb_7.numMisses: 214
address_stream_7.numAddressesGenerated: 250
