Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 14:20:43 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     174         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (298)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (268)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (298)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (268)
--------------------------------------------------
 There are 268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.922        0.000                      0                  175        0.182        0.000                      0                  175        9.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.922        0.000                      0                  175        0.182        0.000                      0                  175        9.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.922ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.788ns (35.447%)  route 3.256ns (64.553%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508     7.719 r  U6/total_money3__0_carry__0/O[3]
                         net (fo=23, routed)          0.688     8.408    U4/total_money3__0[7]
    SLICE_X39Y111        LUT6 (Prop_lut6_I3_O)        0.257     8.665 r  U4/total_money[14]_i_6/O
                         net (fo=1, routed)           0.000     8.665    U4/total_money[14]_i_6_n_0
    SLICE_X39Y111        MUXF7 (Prop_muxf7_I1_O)      0.182     8.847 r  U4/total_money_reg[14]_i_2/O
                         net (fo=2, routed)           0.574     9.420    U4/total_money_reg[14]_i_2_n_0
    SLICE_X39Y113        LUT5 (Prop_lut5_I3_O)        0.252     9.672 r  U4/total_money[11]_i_1/O
                         net (fo=1, routed)           0.000     9.672    U6/total_money_reg[14]_0[10]
    SLICE_X39Y113        FDRE                                         r  U6/total_money_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251    24.358    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y113        FDRE                                         r  U6/total_money_reg[11]/C
                         clock pessimism              0.242    24.600    
                         clock uncertainty           -0.035    24.565    
    SLICE_X39Y113        FDRE (Setup_fdre_C_D)        0.030    24.595    U6/total_money_reg[11]
  -------------------------------------------------------------------
                         required time                         24.595    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 14.922    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.281ns (25.514%)  route 3.740ns (74.486%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337     7.548 r  U6/total_money3__0_carry__0/O[1]
                         net (fo=23, routed)          1.199     8.747    U4/total_money3__0[5]
    SLICE_X40Y112        LUT6 (Prop_lut6_I2_O)        0.250     8.997 r  U4/total_money[13]_i_5/O
                         net (fo=1, routed)           0.546     9.544    U4/total_money[13]_i_5_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.105     9.649 r  U4/total_money[13]_i_1/O
                         net (fo=1, routed)           0.000     9.649    U6/total_money_reg[14]_0[11]
    SLICE_X40Y112        FDRE                                         r  U6/total_money_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y112        FDRE                                         r  U6/total_money_reg[13]/C
                         clock pessimism              0.242    24.601    
                         clock uncertainty           -0.035    24.566    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.032    24.598    U6/total_money_reg[13]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.458ns (29.288%)  route 3.520ns (70.712%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[2]/Q
                         net (fo=13, routed)          1.212     6.219    U4/total_money3__0_carry__0[2]
    SLICE_X36Y108        LUT2 (Prop_lut2_I1_O)        0.105     6.324 r  U4/total_money3__0_carry_i_8/O
                         net (fo=1, routed)           0.455     6.779    U7/total_money3__0_carry
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.105     6.884 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.884    U6/S[3]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.216 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    U6/total_money3__0_carry_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.396 r  U6/total_money3__0_carry__0/O[0]
                         net (fo=23, routed)          1.384     8.780    U4/total_money3__0[4]
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.249     9.029 r  U4/total_money[11]_i_2/O
                         net (fo=4, routed)           0.469     9.498    U4/total_money[11]_i_2_n_0
    SLICE_X39Y113        LUT4 (Prop_lut4_I2_O)        0.108     9.606 r  U4/total_money[12]_i_1/O
                         net (fo=1, routed)           0.000     9.606    U6/total_money_reg[12]_0
    SLICE_X39Y113        FDRE                                         r  U6/total_money_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251    24.358    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y113        FDRE                                         r  U6/total_money_reg[12]/C
                         clock pessimism              0.242    24.600    
                         clock uncertainty           -0.035    24.565    
    SLICE_X39Y113        FDRE (Setup_fdre_C_D)        0.069    24.634    U6/total_money_reg[12]
  -------------------------------------------------------------------
                         required time                         24.634    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.046ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.406ns (28.557%)  route 3.517ns (71.443%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.670 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.972     8.643    U4/total_money3__0[6]
    SLICE_X38Y112        LUT6 (Prop_lut6_I3_O)        0.253     8.896 r  U4/total_money[14]_i_3/O
                         net (fo=3, routed)           0.551     9.447    U4/total_money[14]_i_3_n_0
    SLICE_X39Y112        LUT5 (Prop_lut5_I2_O)        0.105     9.552 r  U4/total_money[14]_i_1/O
                         net (fo=1, routed)           0.000     9.552    U6/total_money_reg[14]_0[12]
    SLICE_X39Y112        FDRE                                         r  U6/total_money_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y112        FDRE                                         r  U6/total_money_reg[14]/C
                         clock pessimism              0.242    24.601    
                         clock uncertainty           -0.035    24.566    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)        0.032    24.598    U6/total_money_reg[14]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                 15.046    

Slack (MET) :             15.091ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.406ns (28.829%)  route 3.471ns (71.171%))
  Logic Levels:           5  (CARRY4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.670 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.972     8.643    U4/total_money3__0[6]
    SLICE_X38Y112        LUT6 (Prop_lut6_I3_O)        0.253     8.896 r  U4/total_money[14]_i_3/O
                         net (fo=3, routed)           0.504     9.400    U4/total_money[14]_i_3_n_0
    SLICE_X39Y112        LUT5 (Prop_lut5_I0_O)        0.105     9.505 r  U4/total_money[8]_i_1/O
                         net (fo=1, routed)           0.000     9.505    U6/total_money_reg[14]_0[7]
    SLICE_X39Y112        FDRE                                         r  U6/total_money_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y112        FDRE                                         r  U6/total_money_reg[8]/C
                         clock pessimism              0.242    24.601    
                         clock uncertainty           -0.035    24.566    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)        0.030    24.596    U6/total_money_reg[8]
  -------------------------------------------------------------------
                         required time                         24.596    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 15.091    

Slack (MET) :             15.093ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.406ns (28.829%)  route 3.471ns (71.171%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.670 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          0.972     8.643    U4/total_money3__0[6]
    SLICE_X38Y112        LUT6 (Prop_lut6_I3_O)        0.253     8.896 r  U4/total_money[14]_i_3/O
                         net (fo=3, routed)           0.504     9.400    U4/total_money[14]_i_3_n_0
    SLICE_X39Y112        LUT6 (Prop_lut6_I5_O)        0.105     9.505 r  U4/total_money[9]_i_1/O
                         net (fo=1, routed)           0.000     9.505    U6/total_money_reg[14]_0[8]
    SLICE_X39Y112        FDRE                                         r  U6/total_money_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X39Y112        FDRE                                         r  U6/total_money_reg[9]/C
                         clock pessimism              0.242    24.601    
                         clock uncertainty           -0.035    24.566    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)        0.032    24.598    U6/total_money_reg[9]
  -------------------------------------------------------------------
                         required time                         24.598    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 15.093    

Slack (MET) :             15.117ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.406ns (28.985%)  route 3.445ns (71.015%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 24.359 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.670 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          1.114     8.784    U4/total_money3__0[6]
    SLICE_X41Y112        LUT6 (Prop_lut6_I4_O)        0.253     9.037 r  U4/total_money[13]_i_2/O
                         net (fo=2, routed)           0.337     9.374    U4/total_money[13]_i_2_n_0
    SLICE_X40Y112        LUT4 (Prop_lut4_I0_O)        0.105     9.479 r  U4/total_money[10]_i_1/O
                         net (fo=1, routed)           0.000     9.479    U6/total_money_reg[14]_0[9]
    SLICE_X40Y112        FDRE                                         r  U6/total_money_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.252    24.359    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y112        FDRE                                         r  U6/total_money_reg[10]/C
                         clock pessimism              0.242    24.601    
                         clock uncertainty           -0.035    24.566    
    SLICE_X40Y112        FDRE (Setup_fdre_C_D)        0.030    24.596    U6/total_money_reg[10]
  -------------------------------------------------------------------
                         required time                         24.596    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 15.117    

Slack (MET) :             15.185ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.483ns (30.834%)  route 3.327ns (69.166%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 24.356 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[3]/Q
                         net (fo=10, routed)          1.057     6.064    U7/Q[3]
    SLICE_X36Y109        LUT5 (Prop_lut5_I4_O)        0.105     6.169 r  U7/total_money3__0_carry__0_i_10/O
                         net (fo=2, routed)           0.561     6.730    U7/total_money3__0_carry__0_i_10_n_0
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.105     6.835 r  U7/total_money3__0_carry__0_i_3/O
                         net (fo=1, routed)           0.376     7.211    U6/total_money[1]_i_3[0]
    SLICE_X37Y109        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459     7.670 r  U6/total_money3__0_carry__0/O[2]
                         net (fo=23, routed)          1.332     9.003    U4/total_money3__0[6]
    SLICE_X40Y115        LUT6 (Prop_lut6_I5_O)        0.253     9.256 r  U4/total_money[5]_i_3/O
                         net (fo=1, routed)           0.000     9.256    U4/total_money[5]_i_3_n_0
    SLICE_X40Y115        MUXF7 (Prop_muxf7_I1_O)      0.182     9.438 r  U4/total_money_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.438    U6/total_money_reg[14]_0[5]
    SLICE_X40Y115        FDRE                                         r  U6/total_money_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.249    24.356    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y115        FDRE                                         r  U6/total_money_reg[5]/C
                         clock pessimism              0.242    24.598    
                         clock uncertainty           -0.035    24.563    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)        0.060    24.623    U6/total_money_reg[5]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 15.185    

Slack (MET) :             15.291ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.528ns (32.171%)  route 3.222ns (67.829%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 24.358 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[2]/Q
                         net (fo=13, routed)          1.212     6.219    U4/total_money3__0_carry__0[2]
    SLICE_X36Y108        LUT2 (Prop_lut2_I1_O)        0.105     6.324 r  U4/total_money3__0_carry_i_8/O
                         net (fo=1, routed)           0.455     6.779    U7/total_money3__0_carry
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.105     6.884 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.884    U6/S[3]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.216 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    U6/total_money3__0_carry_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.396 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=23, routed)          1.555     8.951    U4/total_money3__0[4]
    SLICE_X38Y113        LUT5 (Prop_lut5_I0_O)        0.249     9.200 r  U4/total_money[0]_i_3/O
                         net (fo=1, routed)           0.000     9.200    U4/total_money[0]_i_3_n_0
    SLICE_X38Y113        MUXF7 (Prop_muxf7_I1_O)      0.178     9.378 r  U4/total_money_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.378    U6/total_money_reg[14]_0[0]
    SLICE_X38Y113        FDRE                                         r  U6/total_money_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251    24.358    U6/sys_clk_IBUF_BUFG
    SLICE_X38Y113        FDRE                                         r  U6/total_money_reg[0]/C
                         clock pessimism              0.242    24.600    
                         clock uncertainty           -0.035    24.565    
    SLICE_X38Y113        FDRE (Setup_fdre_C_D)        0.104    24.669    U6/total_money_reg[0]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 15.291    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/total_money_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.528ns (32.266%)  route 3.208ns (67.734%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 24.357 - 20.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.362     4.628    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.379     5.007 r  U7/ticket_num_reg[2]/Q
                         net (fo=13, routed)          1.212     6.219    U4/total_money3__0_carry__0[2]
    SLICE_X36Y108        LUT2 (Prop_lut2_I1_O)        0.105     6.324 r  U4/total_money3__0_carry_i_8/O
                         net (fo=1, routed)           0.455     6.779    U7/total_money3__0_carry
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.105     6.884 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.884    U6/S[3]
    SLICE_X37Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.216 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.216    U6/total_money3__0_carry_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.396 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=23, routed)          1.541     8.937    U4/total_money3__0[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I4_O)        0.249     9.186 r  U4/total_money[6]_i_3/O
                         net (fo=1, routed)           0.000     9.186    U4/total_money[6]_i_3_n_0
    SLICE_X38Y114        MUXF7 (Prop_muxf7_I1_O)      0.178     9.364 r  U4/total_money_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.364    U6/total_money_reg[14]_0[6]
    SLICE_X38Y114        FDRE                                         r  U6/total_money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.250    24.357    U6/sys_clk_IBUF_BUFG
    SLICE_X38Y114        FDRE                                         r  U6/total_money_reg[6]/C
                         clock pessimism              0.242    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X38Y114        FDRE (Setup_fdre_C_D)        0.104    24.668    U6/total_money_reg[6]
  -------------------------------------------------------------------
                         required time                         24.668    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                 15.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X47Y108        FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.129     1.809    U1/count_reg[1]
    SLICE_X46Y108        LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.854    U1/clk_500khz_i_1_n_0
    SLICE_X46Y108        FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     2.056    U1/sys_clk_IBUF_BUFG
    SLICE_X46Y108        FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.120     1.672    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U7/key_in_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.844%)  route 0.115ns (38.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.541    U7/sys_clk_IBUF_BUFG
    SLICE_X44Y108        FDRE                                         r  U7/key_in_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141     1.682 r  U7/key_in_d2_reg[1]/Q
                         net (fo=3, routed)           0.115     1.797    U7/key_in_d2_reg_n_0_[1]
    SLICE_X43Y108        LUT4 (Prop_lut4_I0_O)        0.045     1.842 r  U7/flag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U7/flag[1]_i_1_n_0
    SLICE_X43Y108        FDRE                                         r  U7/flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  U7/flag_reg[1]/C
                         clock pessimism             -0.500     1.557    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.091     1.648    U7/flag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U3/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/num_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.540%)  route 0.164ns (46.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.541    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y113        FDRE                                         r  U3/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDRE (Prop_fdre_C_Q)         0.141     1.682 r  U3/num_reg[1]/Q
                         net (fo=19, routed)          0.164     1.846    U3/Q[1]
    SLICE_X33Y112        LUT4 (Prop_lut4_I1_O)        0.048     1.894 r  U3/num[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.894    U3/p_0_in__0[3]
    SLICE_X33Y112        FDRE                                         r  U3/num_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.833     2.058    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y112        FDRE                                         r  U3/num_reg[3]_inv/C
                         clock pessimism             -0.501     1.557    
    SLICE_X33Y112        FDRE (Hold_fdre_C_D)         0.107     1.664    U3/num_reg[3]_inv
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U3/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.142%)  route 0.164ns (46.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.541    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y113        FDRE                                         r  U3/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y113        FDRE (Prop_fdre_C_Q)         0.141     1.682 r  U3/num_reg[1]/Q
                         net (fo=19, routed)          0.164     1.846    U3/Q[1]
    SLICE_X33Y112        LUT3 (Prop_lut3_I1_O)        0.045     1.891 r  U3/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U3/p_0_in__0[2]
    SLICE_X33Y112        FDRE                                         r  U3/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.833     2.058    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y112        FDRE                                         r  U3/num_reg[2]/C
                         clock pessimism             -0.501     1.557    
    SLICE_X33Y112        FDRE (Hold_fdre_C_D)         0.091     1.648    U3/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.260%)  route 0.171ns (54.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.541    U7/sys_clk_IBUF_BUFG
    SLICE_X44Y108        FDRE                                         r  U7/key_in_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141     1.682 r  U7/key_in_d1_reg[1]/Q
                         net (fo=1, routed)           0.171     1.852    U7/key_in_d1[1]
    SLICE_X44Y108        FDRE                                         r  U7/key_in_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X44Y108        FDRE                                         r  U7/key_in_d2_reg[1]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X44Y108        FDRE (Hold_fdre_C_D)         0.066     1.607    U7/key_in_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U3/num_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_sel_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.858%)  route 0.128ns (36.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y112        FDRE                                         r  U3/num_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.128     1.670 f  U3/num_reg[3]_inv/Q
                         net (fo=16, routed)          0.128     1.798    U3/num_reg[3]
    SLICE_X33Y111        LUT3 (Prop_lut3_I1_O)        0.099     1.897 r  U3/seg_sel[5]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U3/seg_sel[5]_i_1_n_0
    SLICE_X33Y111        FDSE                                         r  U3/seg_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.836     2.060    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y111        FDSE                                         r  U3/seg_sel_reg[5]/C
                         clock pessimism             -0.501     1.559    
    SLICE_X33Y111        FDSE (Hold_fdse_C_D)         0.091     1.650    U3/seg_sel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U3/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_sel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.509%)  route 0.175ns (48.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U3/sys_clk_IBUF_BUFG
    SLICE_X33Y112        FDRE                                         r  U3/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y112        FDRE (Prop_fdre_C_Q)         0.141     1.683 r  U3/num_reg[2]/Q
                         net (fo=17, routed)          0.175     1.858    U3/Q[2]
    SLICE_X31Y111        LUT4 (Prop_lut4_I2_O)        0.045     1.903 r  U3/seg_sel[7]_i_1/O
                         net (fo=1, routed)           0.000     1.903    U3/seg_sel[7]_i_1_n_0
    SLICE_X31Y111        FDRE                                         r  U3/seg_sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.836     2.060    U3/sys_clk_IBUF_BUFG
    SLICE_X31Y111        FDRE                                         r  U3/seg_sel_reg[7]/C
                         clock pessimism             -0.501     1.559    
    SLICE_X31Y111        FDRE (Hold_fdre_C_D)         0.092     1.651    U3/seg_sel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.698%)  route 0.171ns (47.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.561     1.539    U1/sys_clk_IBUF_BUFG
    SLICE_X47Y108        FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  U1/count_reg[3]/Q
                         net (fo=5, routed)           0.171     1.851    U1/count_reg[3]
    SLICE_X47Y108        LUT5 (Prop_lut5_I4_O)        0.049     1.900 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.900    U1/count[4]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     2.056    U1/sys_clk_IBUF_BUFG
    SLICE_X47Y108        FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.107     1.646    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U7/flag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.541    U7/sys_clk_IBUF_BUFG
    SLICE_X41Y108        FDRE                                         r  U7/flag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y108        FDRE (Prop_fdre_C_Q)         0.141     1.682 r  U7/flag_reg[2]/Q
                         net (fo=7, routed)           0.167     1.849    U7/flag_reg_n_0_[2]
    SLICE_X41Y108        LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  U7/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    U7/flag[2]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  U7/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.835     2.059    U7/sys_clk_IBUF_BUFG
    SLICE_X41Y108        FDRE                                         r  U7/flag_reg[2]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.091     1.632    U7/flag_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.541    U7/sys_clk_IBUF_BUFG
    SLICE_X42Y108        FDRE                                         r  U7/counter_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     1.705 r  U7/counter_reg[1][10]/Q
                         net (fo=2, routed)           0.123     1.828    U7/counter_reg[1]_0[10]
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  U7/counter_reg[1][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.938    U7/counter_reg[1][8]_i_1_n_5
    SLICE_X42Y108        FDRE                                         r  U7/counter_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     2.057    U7/sys_clk_IBUF_BUFG
    SLICE_X42Y108        FDRE                                         r  U7/counter_reg[1][10]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.134     1.675    U7/counter_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X46Y108  U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y108  U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y108  U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y108  U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y108  U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y108  U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y108  U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y110  U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y112  U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y108  U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y108  U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y108  U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X46Y108  U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y108  U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.503ns  (logic 1.563ns (10.082%)  route 13.940ns (89.918%))
  Logic Levels:           10  (FDRE=1 LUT3=2 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE                         0.000     0.000 r  U2/end_station_value_reg[1]_rep/C
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[1]_rep/Q
                         net (fo=120, routed)         4.359     4.796    U2/end_station_value_reg[1]_rep_n_0
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.105     4.901 f  U2/price_reg[2]_i_197/O
                         net (fo=50, routed)          1.693     6.595    U2/price_reg[2]_i_197_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I5_O)        0.105     6.700 r  U2/price_reg[3]_i_1125/O
                         net (fo=138, routed)         1.586     8.286    U2/U4/p_0_in
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.105     8.391 r  U2/price_reg[3]_i_538/O
                         net (fo=5, routed)           0.539     8.930    U2/price_reg[3]_i_538_n_0
    SLICE_X44Y129        LUT4 (Prop_lut4_I2_O)        0.124     9.054 r  U2/price_reg[3]_i_117/O
                         net (fo=2, routed)           0.707     9.760    U2/price_reg[3]_i_117_n_0
    SLICE_X44Y130        LUT3 (Prop_lut3_I0_O)        0.267    10.027 r  U2/price_reg[3]_i_22/O
                         net (fo=5, routed)           0.728    10.755    U2/price_reg[3]_i_22_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I1_O)        0.105    10.860 r  U2/price_reg[2]_i_16/O
                         net (fo=4, routed)           1.627    12.487    U2/price_reg[2]_i_16_n_0
    SLICE_X50Y131        LUT6 (Prop_lut6_I0_O)        0.105    12.592 r  U2/price_reg[1]_i_10/O
                         net (fo=1, routed)           0.663    13.255    U2/price_reg[1]_i_10_n_0
    SLICE_X43Y133        LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  U2/price_reg[1]_i_4/O
                         net (fo=1, routed)           0.904    14.264    U2/price_reg[1]_i_4_n_0
    SLICE_X43Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.369 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           1.134    15.503    U4/refer_money_reg[12][1]
    SLICE_X40Y126        LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.365ns  (logic 1.382ns (8.994%)  route 13.983ns (91.006%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE                         0.000     0.000 r  U2/end_station_value_reg[1]_rep/C
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[1]_rep/Q
                         net (fo=120, routed)         4.359     4.796    U2/end_station_value_reg[1]_rep_n_0
    SLICE_X34Y147        LUT3 (Prop_lut3_I2_O)        0.105     4.901 f  U2/price_reg[2]_i_197/O
                         net (fo=50, routed)          1.693     6.595    U2/price_reg[2]_i_197_n_0
    SLICE_X39Y130        LUT6 (Prop_lut6_I5_O)        0.105     6.700 r  U2/price_reg[3]_i_1125/O
                         net (fo=138, routed)         2.098     8.798    U2/U4/p_0_in
    SLICE_X33Y159        LUT6 (Prop_lut6_I5_O)        0.105     8.903 f  U2/price_reg[3]_i_675/O
                         net (fo=2, routed)           0.493     9.396    U2/price_reg[3]_i_675_n_0
    SLICE_X34Y159        LUT6 (Prop_lut6_I1_O)        0.105     9.501 f  U2/price_reg[3]_i_178/O
                         net (fo=6, routed)           0.906    10.408    U2/price_reg[3]_i_178_n_0
    SLICE_X29Y159        LUT6 (Prop_lut6_I4_O)        0.105    10.513 f  U2/price_reg[3]_i_39/O
                         net (fo=6, routed)           0.805    11.318    U2/price_reg[3]_i_39_n_0
    SLICE_X32Y156        LUT6 (Prop_lut6_I1_O)        0.105    11.423 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           0.969    12.391    U2/price_reg[3]_i_32_n_0
    SLICE_X47Y146        LUT6 (Prop_lut6_I5_O)        0.105    12.496 r  U2/price_reg[2]_i_39/O
                         net (fo=1, routed)           1.055    13.551    U2/price_reg[2]_i_39_n_0
    SLICE_X36Y149        LUT6 (Prop_lut6_I5_O)        0.105    13.656 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           1.029    14.685    U2/price_reg[2]_i_8_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I4_O)        0.105    14.790 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.575    15.365    U4/refer_money_reg[12][2]
    SLICE_X36Y127        LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.092ns  (logic 1.680ns (11.132%)  route 13.412ns (88.868%))
  Logic Levels:           10  (FDRE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          0.887     1.271    U2/end_station_value[3]
    SLICE_X41Y128        LUT5 (Prop_lut5_I3_O)        0.105     1.376 f  U2/price_reg[2]_i_96/O
                         net (fo=200, routed)         1.773     3.150    U2/price_reg[2]_i_96_n_0
    SLICE_X55Y143        LUT4 (Prop_lut4_I0_O)        0.121     3.271 r  U2/price_reg[3]_i_383/O
                         net (fo=101, routed)         5.612     8.882    U2/U4/p_0_in85_in
    SLICE_X31Y160        LUT6 (Prop_lut6_I5_O)        0.268     9.150 f  U2/price_reg[3]_i_719/O
                         net (fo=3, routed)           0.464     9.615    U2/price_reg[3]_i_719_n_0
    SLICE_X32Y160        LUT4 (Prop_lut4_I3_O)        0.105     9.720 r  U2/price_reg[3]_i_187/O
                         net (fo=7, routed)           0.940    10.660    U2/price_reg[3]_i_187_n_0
    SLICE_X29Y159        LUT2 (Prop_lut2_I1_O)        0.115    10.775 f  U2/price_reg[3]_i_665/O
                         net (fo=2, routed)           0.608    11.383    U2/price_reg[3]_i_665_n_0
    SLICE_X33Y160        LUT4 (Prop_lut4_I2_O)        0.267    11.650 f  U2/price_reg[3]_i_172/O
                         net (fo=1, routed)           0.337    11.987    U2/price_reg[3]_i_172_n_0
    SLICE_X32Y158        LUT6 (Prop_lut6_I2_O)        0.105    12.092 f  U2/price_reg[3]_i_36/O
                         net (fo=1, routed)           0.663    12.755    U2/price_reg[3]_i_36_n_0
    SLICE_X32Y156        LUT6 (Prop_lut6_I0_O)        0.105    12.860 r  U2/price_reg[3]_i_7/O
                         net (fo=1, routed)           1.462    14.322    U2/price_reg[3]_i_7_n_0
    SLICE_X43Y136        LUT4 (Prop_lut4_I3_O)        0.105    14.427 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.665    15.092    U4/refer_money_reg[12][3]
    SLICE_X40Y129        LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.861ns  (logic 1.512ns (10.174%)  route 13.349ns (89.826%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          0.887     1.271    U2/end_station_value[3]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     1.376 r  U2/price_reg[2]_i_65/O
                         net (fo=180, routed)         2.530     3.907    U2/price_reg[2]_i_65_n_0
    SLICE_X55Y143        LUT4 (Prop_lut4_I0_O)        0.126     4.033 f  U2/price_reg[3]_i_411/O
                         net (fo=102, routed)         5.281     9.313    U2/U4/p_0_in99_in
    SLICE_X50Y126        LUT5 (Prop_lut5_I1_O)        0.267     9.580 r  U2/price_reg[1]_i_150/O
                         net (fo=2, routed)           0.807    10.388    U2/price_reg[1]_i_150_n_0
    SLICE_X50Y129        LUT5 (Prop_lut5_I3_O)        0.105    10.493 r  U2/price_reg[0]_i_309/O
                         net (fo=1, routed)           0.665    11.158    U2/price_reg[0]_i_309_n_0
    SLICE_X52Y129        LUT6 (Prop_lut6_I5_O)        0.105    11.263 r  U2/price_reg[0]_i_115/O
                         net (fo=1, routed)           0.835    12.097    U2/price_reg[0]_i_115_n_0
    SLICE_X52Y130        LUT6 (Prop_lut6_I4_O)        0.105    12.202 r  U2/price_reg[0]_i_34/O
                         net (fo=1, routed)           0.658    12.860    U2/price_reg[0]_i_34_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I5_O)        0.105    12.965 f  U2/price_reg[0]_i_13/O
                         net (fo=1, routed)           0.508    13.473    U2/price_reg[0]_i_13_n_0
    SLICE_X45Y133        LUT6 (Prop_lut6_I0_O)        0.105    13.578 r  U2/price_reg[0]_i_4/O
                         net (fo=1, routed)           0.609    14.188    U2/price_reg[0]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.105    14.293 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.568    14.861    U4/refer_money_reg[12][0]
    SLICE_X40Y127        LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.384ns  (logic 1.302ns (9.728%)  route 12.082ns (90.272%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE                         0.000     0.000 r  U2/end_station_value_reg[3]/C
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[3]/Q
                         net (fo=18, routed)          0.887     1.271    U2/end_station_value[3]
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105     1.376 r  U2/price_reg[2]_i_65/O
                         net (fo=180, routed)         2.530     3.907    U2/price_reg[2]_i_65_n_0
    SLICE_X55Y143        LUT4 (Prop_lut4_I0_O)        0.126     4.033 f  U2/price_reg[3]_i_411/O
                         net (fo=102, routed)         5.082     9.114    U2/U4/p_0_in99_in
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.267     9.381 f  U2/price_reg[3]_i_1245/O
                         net (fo=1, routed)           0.566     9.947    U2/price_reg[3]_i_1245_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.105    10.052 f  U2/price_reg[3]_i_355/O
                         net (fo=1, routed)           1.010    11.062    U2/price_reg[3]_i_355_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I4_O)        0.105    11.167 f  U2/price_reg[3]_i_75/O
                         net (fo=1, routed)           0.337    11.504    U2/price_reg[3]_i_75_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I2_O)        0.105    11.609 f  U2/price_reg[3]_i_14/O
                         net (fo=1, routed)           1.121    12.730    U2/price_reg[3]_i_14_n_0
    SLICE_X35Y133        LUT6 (Prop_lut6_I0_O)        0.105    12.835 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.549    13.384    U4/AR[3]
    SLICE_X40Y129        LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P2IO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.233ns  (logic 4.076ns (56.349%)  route 3.157ns (43.651%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.433     0.433 f  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.442     0.875    U1/key_valid
    SLICE_X50Y108        LUT1 (Prop_lut1_I0_O)        0.126     1.001 r  U1/P2IO_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.715     3.716    P2IO_OBUF[8]
    Y2                   OBUF (Prop_obuf_I_O)         3.517     7.233 r  P2IO_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.233    P2IO[8]
    Y2                                                                r  P2IO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.810ns (57.365%)  route 2.832ns (42.635%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.832     3.180    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.462     6.641 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.641    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 3.707ns (56.717%)  route 2.829ns (43.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.829     3.208    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     6.535 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.535    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 3.708ns (56.740%)  route 2.827ns (43.260%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.827     3.206    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     6.535 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.535    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.455ns  (logic 3.722ns (57.664%)  route 2.733ns (42.336%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.733     3.112    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.343     6.455 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.455    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/thv_one_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/ticket_hand_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.191ns (71.983%)  route 0.074ns (28.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE                         0.000     0.000 r  U2/thv_one_unit_reg[2]/C
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/thv_one_unit_reg[2]/Q
                         net (fo=3, routed)           0.074     0.220    U2/thv_one_unit_reg[3]_0[2]
    SLICE_X46Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.265 r  U2/ticket_hand_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    U2/ticket_hand_value0[2]
    SLICE_X46Y117        FDRE                                         r  U2/ticket_hand_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.606%)  route 0.162ns (53.394%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.162     0.303    U1/col_reg[3]_0[2]
    SLICE_X46Y110        FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/phv_one_unit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/price_hand_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.232ns (73.584%)  route 0.083ns (26.416%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDRE                         0.000     0.000 r  U2/phv_one_unit_reg[1]/C
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/phv_one_unit_reg[1]/Q
                         net (fo=3, routed)           0.083     0.216    U1/phv_one_unit_reg[3]_1[1]
    SLICE_X48Y116        LUT6 (Prop_lut6_I5_O)        0.099     0.315 r  U1/price_hand_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.315    U2/price_hand_value_reg[7]_0[0]
    SLICE_X48Y116        FDRE                                         r  U2/price_hand_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U2/thv_one_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.223ns (66.280%)  route 0.113ns (33.720%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113        LDCE                         0.000     0.000 r  U1/key_value_reg[0]/G
    SLICE_X46Y113        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U1/key_value_reg[0]/Q
                         net (fo=17, routed)          0.113     0.291    U1/row_reg_reg[0]_0[0]
    SLICE_X48Y113        LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  U1/thv_one_unit[0]_i_1/O
                         net (fo=2, routed)           0.000     0.336    U2/ticket_hand_value_reg[7]_0[0]
    SLICE_X48Y113        FDRE                                         r  U2/thv_one_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.802%)  route 0.205ns (59.198%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.205     0.346    U1/col_reg[3]_0[0]
    SLICE_X46Y110        FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/phv_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/phv_ten_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE                         0.000     0.000 r  U2/phv_ten_unit_reg[3]/C
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/phv_ten_unit_reg[3]/Q
                         net (fo=1, routed)           0.155     0.301    U1/phv_ten_unit_reg[3]_1[3]
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.346 r  U1/phv_ten_unit[3]_i_1/O
                         net (fo=5, routed)           0.000     0.346    U2/phv_ten_unit_reg[3]_1[3]
    SLICE_X43Y115        FDRE                                         r  U2/phv_ten_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/thv_one_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/thv_one_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.191ns (55.131%)  route 0.155ns (44.869%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE                         0.000     0.000 r  U2/thv_one_unit_reg[3]/C
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/thv_one_unit_reg[3]/Q
                         net (fo=1, routed)           0.155     0.301    U1/thv_one_unit_reg[3]_0[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  U1/thv_one_unit[3]_i_1/O
                         net (fo=6, routed)           0.000     0.346    U2/thv_one_unit_reg[3]_1[2]
    SLICE_X45Y119        FDRE                                         r  U2/thv_one_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.128ns (36.843%)  route 0.219ns (63.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.219     0.347    U1/col_reg[3]_0[3]
    SLICE_X46Y110        FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.278%)  route 0.163ns (46.722%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.163     0.304    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X50Y109        LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_ten_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.191ns (54.390%)  route 0.160ns (45.610%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDRE                         0.000     0.000 r  U2/end_ten_unit_reg[3]/C
    SLICE_X40Y121        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_ten_unit_reg[3]/Q
                         net (fo=1, routed)           0.160     0.306    U1/end_ten_unit_reg[3]_0[2]
    SLICE_X40Y121        LUT6 (Prop_lut6_I2_O)        0.045     0.351 r  U1/end_ten_unit[3]_i_1/O
                         net (fo=5, routed)           0.000     0.351    U2/end_ten_unit_reg[3]_1[2]
    SLICE_X40Y121        FDRE                                         r  U2/end_ten_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 3.735ns (49.156%)  route 3.863ns (50.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.366     4.632    U5/sys_clk_IBUF_BUFG
    SLICE_X38Y104        FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.065 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.863     8.928    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    12.231 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.231    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.452ns  (logic 3.737ns (50.156%)  route 3.714ns (49.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.366     4.632    U5/sys_clk_IBUF_BUFG
    SLICE_X38Y104        FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.433     5.065 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.714     8.779    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    12.084 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.084    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 3.763ns (51.141%)  route 3.595ns (48.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.366     4.632    U5/sys_clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.433     5.065 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.595     8.660    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.989 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.989    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.342ns  (logic 3.748ns (51.045%)  route 3.594ns (48.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.366     4.632    U5/sys_clk_IBUF_BUFG
    SLICE_X38Y101        FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.433     5.065 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.594     8.659    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.974 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.974    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 3.778ns (52.161%)  route 3.465ns (47.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.358     4.624    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDRE (Prop_fdre_C_Q)         0.433     5.057 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           3.465     8.522    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    11.868 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.868    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 3.718ns (51.484%)  route 3.503ns (48.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.358     4.624    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDRE (Prop_fdre_C_Q)         0.433     5.057 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           3.503     8.560    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    11.845 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.845    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 3.722ns (51.587%)  route 3.493ns (48.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.358     4.624    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDRE (Prop_fdre_C_Q)         0.433     5.057 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           3.493     8.550    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    11.839 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.839    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 3.709ns (51.700%)  route 3.465ns (48.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.360     4.626    U3/sys_clk_IBUF_BUFG
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           3.465     8.470    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    11.799 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.799    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 3.664ns (51.139%)  route 3.501ns (48.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.360     4.626    U3/sys_clk_IBUF_BUFG
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           3.501     8.506    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285    11.792 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.792    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 3.673ns (51.558%)  route 3.451ns (48.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.360     4.626    U3/sys_clk_IBUF_BUFG
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.379     5.005 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           3.451     8.456    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    11.750 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.750    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/phv_ten_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.231ns (20.486%)  route 0.897ns (79.514%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.810     2.625    U1/phv_ten_unit_reg[3]_0
    SLICE_X43Y115        LUT6 (Prop_lut6_I3_O)        0.045     2.670 r  U1/phv_ten_unit[3]_i_1/O
                         net (fo=5, routed)           0.000     2.670    U2/phv_ten_unit_reg[3]_1[3]
    SLICE_X43Y115        FDRE                                         r  U2/phv_ten_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_ten_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.235ns  (logic 0.231ns (18.705%)  route 1.004ns (81.295%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.917     2.732    U2/price_hand_show_reg[6]_0
    SLICE_X42Y119        LUT5 (Prop_lut5_I4_O)        0.045     2.777 r  U2/end_ten_unit[0]_i_2/O
                         net (fo=23, routed)          0.000     2.777    U2/end_ten_unit[0]_i_1_n_0
    SLICE_X42Y119        FDRE                                         r  U2/end_ten_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.231ns (18.022%)  route 1.051ns (81.978%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.180     2.824    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  U2/ticket_hand_show_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.231ns (18.022%)  route 1.051ns (81.978%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.180     2.824    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  U2/ticket_hand_show_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.231ns (18.022%)  route 1.051ns (81.978%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.180     2.824    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X40Y116        FDRE                                         r  U2/ticket_hand_show_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.231ns (18.004%)  route 1.052ns (81.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.181     2.825    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  U2/ticket_hand_show_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.231ns (18.004%)  route 1.052ns (81.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.181     2.825    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  U2/ticket_hand_show_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.231ns (18.004%)  route 1.052ns (81.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.181     2.825    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  U2/ticket_hand_show_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/ticket_hand_show_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.283ns  (logic 0.231ns (18.004%)  route 1.052ns (81.996%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.784     2.599    U2/price_hand_show_reg[6]_0
    SLICE_X40Y117        LUT5 (Prop_lut5_I1_O)        0.045     2.644 r  U2/ticket_hand_show[6]_i_1/O
                         net (fo=7, routed)           0.181     2.825    U2/ticket_hand_show[6]_i_1_n_0
    SLICE_X37Y116        FDRE                                         r  U2/ticket_hand_show_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/end_one_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.231ns (17.829%)  route 1.065ns (82.171%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.542    U5/sys_clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  U5/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.683 f  U5/led_reg[1]/Q
                         net (fo=1, routed)           0.086     1.769    U5/Q[0]
    SLICE_X38Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  U5/start_one_unit[3]_i_3/O
                         net (fo=62, routed)          0.978     2.793    U2/price_hand_show_reg[6]_0
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.838 r  U2/end_one_unit[0]_i_1/O
                         net (fo=8, routed)           0.000     2.838    U2/end_one_unit[0]_i_1_n_0
    SLICE_X40Y118        FDRE                                         r  U2/end_one_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.805ns  (logic 3.002ns (27.783%)  route 7.803ns (72.217%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.842    10.700    U6/total_hand_show[30]_i_4_n_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.105    10.805 r  U6/total_hand_show[27]_i_1/O
                         net (fo=1, routed)           0.000    10.805    U6/total_hand_show[27]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  U6/total_hand_show_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.250     4.357    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y114        FDRE                                         r  U6/total_hand_show_reg[27]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.684ns  (logic 3.002ns (28.099%)  route 7.682ns (71.901%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.721    10.579    U6/total_hand_show[30]_i_4_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  U6/total_hand_show[30]_i_1/O
                         net (fo=1, routed)           0.000    10.684    U6/total_hand_show[30]_i_1_n_0
    SLICE_X41Y113        FDRE                                         r  U6/total_hand_show_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X41Y113        FDRE                                         r  U6/total_hand_show_reg[30]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.684ns  (logic 3.002ns (28.099%)  route 7.682ns (71.901%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.721    10.579    U6/total_hand_show[30]_i_4_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.684 r  U6/total_hand_show[24]_i_1/O
                         net (fo=1, routed)           0.000    10.684    U6/total_hand_show[24]_i_1_n_0
    SLICE_X41Y113        FDRE                                         r  U6/total_hand_show_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X41Y113        FDRE                                         r  U6/total_hand_show_reg[24]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.680ns  (logic 3.002ns (28.109%)  route 7.678ns (71.891%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.717    10.575    U6/total_hand_show[30]_i_4_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I4_O)        0.105    10.680 r  U6/total_hand_show[28]_i_1/O
                         net (fo=1, routed)           0.000    10.680    U6/total_hand_show[28]_i_1_n_0
    SLICE_X42Y114        FDRE                                         r  U6/total_hand_show_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.249     4.356    U6/sys_clk_IBUF_BUFG
    SLICE_X42Y114        FDRE                                         r  U6/total_hand_show_reg[28]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.659ns  (logic 3.002ns (28.164%)  route 7.657ns (71.836%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.696    10.554    U6/total_hand_show[30]_i_4_n_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I5_O)        0.105    10.659 r  U6/total_hand_show[29]_i_1/O
                         net (fo=1, routed)           0.000    10.659    U6/total_hand_show[29]_i_1_n_0
    SLICE_X40Y114        FDRE                                         r  U6/total_hand_show_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.250     4.357    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y114        FDRE                                         r  U6/total_hand_show_reg[29]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.149ns  (logic 2.897ns (28.546%)  route 7.252ns (71.454%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.968     9.069    U6/total_hand_show[30]_i_2_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I0_O)        0.105     9.174 f  U6/total_hand_show[22]_i_5/O
                         net (fo=7, routed)           0.870    10.044    U6/total_hand_show[22]_i_5_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.105    10.149 r  U6/total_hand_show[16]_i_1/O
                         net (fo=1, routed)           0.000    10.149    U6/total_hand_show[16]_i_1_n_0
    SLICE_X40Y113        FDRE                                         r  U6/total_hand_show_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U6/total_hand_show_reg[16]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.119ns  (logic 3.002ns (29.668%)  route 7.117ns (70.332%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.156    10.014    U6/total_hand_show[30]_i_4_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105    10.119 r  U6/total_hand_show[25]_i_1/O
                         net (fo=1, routed)           0.000    10.119    U6/total_hand_show[25]_i_1_n_0
    SLICE_X42Y112        FDRE                                         r  U6/total_hand_show_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X42Y112        FDRE                                         r  U6/total_hand_show_reg[25]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.115ns  (logic 3.002ns (29.680%)  route 7.113ns (70.320%))
  Logic Levels:           15  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.766     8.866    U6/total_hand_show[30]_i_2_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.971 r  U6/total_hand_show[30]_i_3/O
                         net (fo=15, routed)          0.781     9.753    U6/total_hand_show[30]_i_3_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I0_O)        0.105     9.858 f  U6/total_hand_show[30]_i_4/O
                         net (fo=7, routed)           0.152    10.010    U6/total_hand_show[30]_i_4_n_0
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.105    10.115 r  U6/total_hand_show[26]_i_1/O
                         net (fo=1, routed)           0.000    10.115    U6/total_hand_show[26]_i_1_n_0
    SLICE_X42Y112        FDRE                                         r  U6/total_hand_show_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X42Y112        FDRE                                         r  U6/total_hand_show_reg[26]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.993ns  (logic 2.897ns (28.990%)  route 7.096ns (71.010%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.968     9.069    U6/total_hand_show[30]_i_2_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I0_O)        0.105     9.174 f  U6/total_hand_show[22]_i_5/O
                         net (fo=7, routed)           0.714     9.888    U6/total_hand_show[22]_i_5_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I5_O)        0.105     9.993 r  U6/total_hand_show[21]_i_1/O
                         net (fo=1, routed)           0.000     9.993    U6/total_hand_show[21]_i_1_n_0
    SLICE_X40Y113        FDRE                                         r  U6/total_hand_show_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X40Y113        FDRE                                         r  U6/total_hand_show_reg[21]/C

Slack:                    inf
  Source:                 U2/ticket_hand_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/total_hand_show_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 2.897ns (29.111%)  route 7.055ns (70.889%))
  Logic Levels:           14  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE                         0.000     0.000 r  U2/ticket_hand_value_reg[5]/C
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/ticket_hand_value_reg[5]/Q
                         net (fo=9, routed)           0.982     1.419    U2/ticket_hand_value[5]
    SLICE_X46Y115        LUT2 (Prop_lut2_I0_O)        0.105     1.524 r  U2/total_hand_show3__0_carry__0_i_11/O
                         net (fo=1, routed)           0.791     2.314    U2/total_hand_show3__0_carry__0_i_11_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I5_O)        0.105     2.419 r  U2/total_hand_show3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.419    U6/total_hand_show3__47_carry_4[1]
    SLICE_X44Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.876 r  U6/total_hand_show3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.876    U6/total_hand_show3__0_carry__0_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.056 r  U6/total_hand_show3__0_carry__1/O[0]
                         net (fo=2, routed)           0.807     3.864    U2/total_hand_show3__47_carry__0_i_3_0[0]
    SLICE_X46Y114        LUT4 (Prop_lut4_I3_O)        0.249     4.113 r  U2/total_hand_show3__47_carry__0_i_6/O
                         net (fo=1, routed)           0.566     4.679    U2/total_hand_show3__47_carry__0_i_6_n_0
    SLICE_X46Y114        LUT6 (Prop_lut6_I1_O)        0.105     4.784 r  U2/total_hand_show3__47_carry__0_i_1/O
                         net (fo=2, routed)           0.607     5.391    U2/ticket_hand_value_reg[2]_2[1]
    SLICE_X45Y114        LUT5 (Prop_lut5_I0_O)        0.105     5.496 r  U2/total_hand_show3__47_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.496    U6/total_hand_show[22]_i_9_0[1]
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.977 r  U6/total_hand_show3__47_carry__0/O[2]
                         net (fo=8, routed)           0.523     6.500    U6/ticket_hand_value_reg[2][4]
    SLICE_X43Y113        LUT6 (Prop_lut6_I1_O)        0.253     6.753 r  U6/total_hand_show[30]_i_6/O
                         net (fo=6, routed)           0.555     7.308    U6/total_hand_show3__47_carry_1
    SLICE_X42Y113        LUT6 (Prop_lut6_I1_O)        0.105     7.413 r  U6/total_hand_show[22]_i_2/O
                         net (fo=13, routed)          0.583     7.996    U6/total_hand_show3__47_carry_2
    SLICE_X43Y113        LUT6 (Prop_lut6_I3_O)        0.105     8.101 r  U6/total_hand_show[30]_i_2/O
                         net (fo=18, routed)          0.968     9.069    U6/total_hand_show[30]_i_2_n_0
    SLICE_X42Y114        LUT6 (Prop_lut6_I0_O)        0.105     9.174 f  U6/total_hand_show[22]_i_5/O
                         net (fo=7, routed)           0.673     9.847    U6/total_hand_show[22]_i_5_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I5_O)        0.105     9.952 r  U6/total_hand_show[18]_i_1/O
                         net (fo=1, routed)           0.000     9.952    U6/total_hand_show[18]_i_1_n_0
    SLICE_X41Y113        FDRE                                         r  U6/total_hand_show_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.251     4.358    U6/sys_clk_IBUF_BUFG
    SLICE_X41Y113        FDRE                                         r  U6/total_hand_show_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.022%)  route 0.087ns (31.978%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[2]/C
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.087     0.228    U7/neg_ticket_num_reg[2]
    SLICE_X40Y111        LUT5 (Prop_lut5_I2_O)        0.045     0.273 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.273    U7/ticket_num0[3]
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.834     2.058    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.115%)  route 0.151ns (44.885%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.151     0.292    U7/neg_ticket_num_reg[0]
    SLICE_X40Y111        LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U7/ticket_num0[2]
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.834     2.058    U7/sys_clk_IBUF_BUFG
    SLICE_X40Y111        FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.206%)  route 0.177ns (48.794%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.177     0.318    U7/neg_ticket_num_reg[0]
    SLICE_X39Y110        LUT2 (Prop_lut2_I1_O)        0.045     0.363 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    U7/ticket_num0[0]
    SLICE_X39Y110        FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.834     2.058    U7/sys_clk_IBUF_BUFG
    SLICE_X39Y110        FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.157%)  route 0.245ns (56.843%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.147     0.288    U7/neg_ticket_num_reg[0]
    SLICE_X40Y111        LUT4 (Prop_lut4_I3_O)        0.045     0.333 r  U7/ticket_num[1]_i_1/O
                         net (fo=1, routed)           0.098     0.431    U7/ticket_num0[1]
    SLICE_X38Y111        FDRE                                         r  U7/ticket_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.834     2.058    U7/sys_clk_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  U7/ticket_num_reg[1]/C

Slack:                    inf
  Source:                 U2/end_station_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.812%)  route 0.219ns (48.188%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE                         0.000     0.000 r  U2/end_station_reg[12]/C
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_station_reg[12]/Q
                         net (fo=1, routed)           0.114     0.260    U2/end_station_reg_n_0_[12]
    SLICE_X39Y116        LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  U2/seg_value[4]_i_5/O
                         net (fo=1, routed)           0.106     0.410    U6/seg_value_reg[4]_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.455 r  U6/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.455    U3/D[3]
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     2.054    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.588%)  route 0.221ns (48.412%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE                         0.000     0.000 r  U2/price_hand_show_reg[9]/C
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/price_hand_show_reg[9]/Q
                         net (fo=1, routed)           0.114     0.260    U2/price_hand_show_reg_n_0_[9]
    SLICE_X37Y115        LUT6 (Prop_lut6_I1_O)        0.045     0.305 f  U2/seg_value[1]_i_4/O
                         net (fo=1, routed)           0.108     0.412    U6/seg_value_reg[1]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.045     0.457 r  U6/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.457    U3/D[1]
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     2.056    U3/sys_clk_IBUF_BUFG
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/ticket_hand_show_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.236ns (45.412%)  route 0.284ns (54.588%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE                         0.000     0.000 r  U2/ticket_hand_show_reg[13]/C
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/ticket_hand_show_reg[13]/Q
                         net (fo=1, routed)           0.121     0.267    U2/ticket_hand_show_reg_n_0_[13]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  U2/seg_value[5]_i_5/O
                         net (fo=1, routed)           0.162     0.475    U6/seg_value_reg[5]_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.045     0.520 r  U6/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.520    U3/D[4]
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     2.054    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.236ns (40.986%)  route 0.340ns (59.014%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE                         0.000     0.000 r  U2/price_hand_show_reg[14]/C
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/price_hand_show_reg[14]/Q
                         net (fo=1, routed)           0.110     0.256    U2/price_hand_show_reg_n_0_[14]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.301 f  U2/seg_value[6]_i_4/O
                         net (fo=1, routed)           0.229     0.531    U6/seg_value_reg[6]
    SLICE_X37Y114        LUT6 (Prop_lut6_I3_O)        0.045     0.576 r  U6/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.576    U3/D[5]
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     2.056    U3/sys_clk_IBUF_BUFG
    SLICE_X37Y114        FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/price_hand_show_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.840%)  route 0.356ns (60.160%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE                         0.000     0.000 r  U2/price_hand_show_reg[8]/C
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/price_hand_show_reg[8]/Q
                         net (fo=1, routed)           0.079     0.225    U2/price_hand_show_reg_n_0_[8]
    SLICE_X38Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.270 f  U2/seg_value[0]_i_4/O
                         net (fo=1, routed)           0.277     0.547    U6/seg_value_reg[0]_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.592 r  U6/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    U3/D[0]
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     2.054    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/start_station_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.236ns (38.032%)  route 0.385ns (61.968%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE                         0.000     0.000 r  U2/start_station_reg[10]/C
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[10]/Q
                         net (fo=1, routed)           0.099     0.245    U2/start_station_reg_n_0_[10]
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.290 f  U2/seg_value[2]_i_4/O
                         net (fo=1, routed)           0.286     0.576    U3/seg_value_reg[2]_1
    SLICE_X38Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.621 r  U3/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.621    U3/seg_value[2]_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.830     2.054    U3/sys_clk_IBUF_BUFG
    SLICE_X38Y115        FDRE                                         r  U3/seg_value_reg[2]/C





