# 0 "arch/arm64/boot/dts/qcom/sm6115p-lenovo-j606f.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm6115p-lenovo-j606f.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm6115.h" 1
# 7 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm6115-dispcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm6115-gpucc.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/qcom,scm.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm6115.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x1>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x2>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x3>;
   clocks = <&cpufreq_hw 0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x101>;
   clocks = <&cpufreq_hw 1>;
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x102>;
   clocks = <&cpufreq_hw 1>;
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x103>;
   clocks = <&cpufreq_hw 1>;
   capacity-dmips-mhz = <1638>;
   dynamic-power-coefficient = <282>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 1>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm6115", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 6 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@45700000 {
   reg = <0x0 0x45700000 0x0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@45e00000 {
   reg = <0x0 0x45e00000 0x0 0x140000>;
   no-map;
  };

  sec_apps_mem: memory@45fff000 {
   reg = <0x0 0x45fff000 0x0 0x1000>;
   no-map;
  };

  smem_mem: memory@46000000 {
   compatible = "qcom,smem";
   reg = <0x0 0x46000000 0x0 0x200000>;
   no-map;

   hwlocks = <&tcsr_mutex 3>;
   qcom,rpm-msg-ram = <&rpm_msg_ram>;
  };

  cdsp_sec_mem: memory@46200000 {
   reg = <0x0 0x46200000 0x0 0x1e00000>;
   no-map;
  };

  pil_modem_mem: memory@4ab00000 {
   reg = <0x0 0x4ab00000 0x0 0x6900000>;
   no-map;
  };

  pil_video_mem: memory@51400000 {
   reg = <0x0 0x51400000 0x0 0x500000>;
   no-map;
  };

  wlan_msa_mem: memory@51900000 {
   reg = <0x0 0x51900000 0x0 0x100000>;
   no-map;
  };

  pil_cdsp_mem: memory@51a00000 {
   reg = <0x0 0x51a00000 0x0 0x1e00000>;
   no-map;
  };

  pil_adsp_mem: memory@53800000 {
   reg = <0x0 0x53800000 0x0 0x2800000>;
   no-map;
  };

  pil_ipa_fw_mem: memory@56100000 {
   reg = <0x0 0x56100000 0x0 0x10000>;
   no-map;
  };

  pil_ipa_gsi_mem: memory@56110000 {
   reg = <0x0 0x56110000 0x0 0x5000>;
   no-map;
  };

  pil_gpu_mem: memory@56115000 {
   reg = <0x0 0x56115000 0x0 0x2000>;
   no-map;
  };

  cont_splash_memory: memory@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   no-map;
  };

  dfps_data_memory: memory@5cf00000 {
   reg = <0x0 0x5cf00000 0x0 0x0100000>;
   no-map;
  };

  removed_mem: memory@60000000 {
   reg = <0x0 0x60000000 0x0 0x3900000>;
   no-map;
  };

  rmtfs_mem: memory@89b01000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x89b01000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <0xF 0x2B>;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 194 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-sm6115";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-sm6115", "qcom,rpmcc";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,sm6115-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_min_svs: opp1 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp2 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp3 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp4 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp5 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp6 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp7 {
      opp-level = <384>;
     };

     rpmpd_opp_turbo_plus: opp8 {
      opp-level = <416>;
     };
    };
   };
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 279 1>;

  mboxes = <&apcs_glb 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;

  interrupts = <0 263 1>;

  mboxes = <&apcs_glb 30>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 70 1>;

  mboxes = <&apcs_glb 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  tcsr_mutex: hwlock@340000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x00340000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  tlmm: pinctrl@500000 {
   compatible = "qcom,sm6115-tlmm";
   reg = <0x0 0x00500000 0x0 0x400000>,
         <0x0 0x00900000 0x0 0x400000>,
         <0x0 0x00d00000 0x0 0x400000>;
   reg-names = "west", "south", "east";
   interrupts = <0 227 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 114>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_default: qup-i2c1-default-state {
    pins = "gpio4", "gpio5";
    function = "qup1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "qup2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c3_default: qup-i2c3-default-state {
    pins = "gpio8", "gpio9";
    function = "qup3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_default: qup-i2c4-default-state {
    pins = "gpio12", "gpio13";
    function = "qup4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_default: qup-i2c5-default-state {
    pins = "gpio14", "gpio15";
    function = "qup5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_default: qup-spi0-default-state {
    pins = "gpio0", "gpio1","gpio2", "gpio3";
    function = "qup0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi1_default: qup-spi1-default-state {
    pins = "gpio4", "gpio5", "gpio69", "gpio70";
    function = "qup1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi2_default: qup-spi2-default-state {
    pins = "gpio6", "gpio7", "gpio71", "gpio80";
    function = "qup2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi3_default: qup-spi3-default-state {
    pins = "gpio8", "gpio9", "gpio10", "gpio11";
    function = "qup3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi4_default: qup-spi4-default-state {
    pins = "gpio12", "gpio13", "gpio96", "gpio97";
    function = "qup4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi5_default: qup-spi5-default-state {
    pins = "gpio14", "gpio15", "gpio16", "gpio17";
    function = "qup5";
    drive-strength = <2>;
    bias-pull-up;
   };

   sdc1_state_on: sdc1-on-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-off-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_state_on: sdc2-on-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_state_off: sdc2-off-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  gcc: clock-controller@1400000 {
   compatible = "qcom,gcc-sm6115";
   reg = <0x0 0x01400000 0x0 0x1f0000>;
   clocks = <&rpmcc 0>, <&sleep_clk>;
   clock-names = "bi_tcxo", "sleep_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  usb_hsphy: phy@1613000 {
   compatible = "qcom,sm6115-qusb2-phy";
   reg = <0x0 0x01613000 0x0 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 149>, <&rpmcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 0>;
   nvmem-cells = <&qusb2_hstx_trim>;

   status = "disabled";
  };

  qfprom@1b40000 {
   compatible = "qcom,sm6115-qfprom", "qcom,qfprom";
   reg = <0x0 0x01b40000 0x0 0x7000>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2_hstx_trim: hstx-trim@25b {
    reg = <0x25b 0x1>;
    bits = <1 4>;
   };
  };

  rng: rng@1b53000 {
   compatible = "qcom,prng-ee";
   reg = <0x0 0x01b53000 0x0 0x1000>;
   clocks = <&gcc 84>;
   clock-names = "core";
  };

  spmi_bus: spmi@1c40000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x01c40000 0x0 0x1100>,
         <0x0 0x01e00000 0x0 0x2000000>,
         <0x0 0x03e00000 0x0 0x100000>,
         <0x0 0x03f00000 0x0 0xa0000>,
         <0x0 0x01c0a000 0x0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 183 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tsens0: thermal-sensor@4411000 {
   compatible = "qcom,sm6115-tsens", "qcom,tsens-v2";
   reg = <0x0 0x04411000 0x0 0x1ff>,
         <0x0 0x04410000 0x0 0x8>;
   #qcom,sensors = <16>;
   interrupts = <0 275 4>,
         <0 190 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  rpm_msg_ram: sram@45f0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x0 0x045f0000 0x0 0x7000>;
  };

  sram@4690000 {
   compatible = "qcom,rpm-stats";
   reg = <0x0 0x04690000 0x0 0x10000>;
  };

  sdhc_1: mmc@4744000 {
   compatible = "qcom,sm6115-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x04744000 0x0 0x1000>,
         <0x0 0x04745000 0x0 0x1000>,
         <0x0 0x04748000 0x0 0x8000>;
   reg-names = "hc", "cqhci", "ice";

   interrupts = <0 348 4>,
         <0 352 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 106>,
     <&gcc 107>,
     <&rpmcc 0>,
     <&gcc 109>;
   clock-names = "iface", "core", "xo", "ice";

   bus-width = <8>;
   status = "disabled";
  };

  sdhc_2: mmc@4784000 {
   compatible = "qcom,sm6115-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x04784000 0x0 0x1000>;
   reg-names = "hc";

   interrupts = <0 350 4>,
         <0 353 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 111>,
     <&gcc 112>,
     <&rpmcc 0>;
   clock-names = "iface", "core", "xo";

   power-domains = <&rpmpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;
   iommus = <&apps_smmu 0x00a0 0x0>;
   resets = <&gcc 11>;

   bus-width = <4>;
   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmpd_opp_low_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmpd_opp_nom>;
    };
   };
  };

  ufs_mem_hc: ufs@4804000 {
   compatible = "qcom,sm6115-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0x0 0x04804000 0x0 0x3000>, <0x0 0x04810000 0x0 0x8000>;
   reg-names = "std", "ice";
   interrupts = <0 356 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <1>;
   #reset-cells = <1>;
   resets = <&gcc 3>;
   reset-names = "rst";

   power-domains = <&gcc 1>;
   iommus = <&apps_smmu 0x100 0>;

   clocks = <&gcc 118>,
     <&gcc 115>,
     <&gcc 117>,
     <&gcc 126>,
     <&rpmcc 0>,
     <&gcc 125>,
     <&gcc 124>,
     <&gcc 120>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "ice_core_clk";

   freq-table-hz = <50000000 200000000>,
     <0 0>,
     <0 0>,
     <37500000 150000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <75000000 300000000>;

   status = "disabled";
  };

  ufs_mem_phy: phy@4807000 {
   compatible = "qcom,sm6115-qmp-ufs-phy";
   reg = <0x0 0x04807000 0x0 0x1c4>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 165>, <&gcc 122>;
   clock-names = "ref", "ref_aux";

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   status = "disabled";

   ufs_mem_phy_lanes: phy@4807400 {
    reg = <0x0 0x04807400 0x0 0x098>,
          <0x0 0x04807600 0x0 0x130>,
          <0x0 0x04807c00 0x0 0x16c>;
    #phy-cells = <0>;
   };
  };

  gpi_dma0: dma-controller@4a00000 {
   compatible = "qcom,sm6115-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x04a00000 0x0 0x60000>;
   interrupts = <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>;
   dma-channels = <10>;
   dma-channel-mask = <0xf>;
   iommus = <&apps_smmu 0xf6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@4ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x04ac0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 104>,
     <&gcc 105>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0xe3 0x0>;
   ranges;
   status = "disabled";

   i2c0: i2c@4a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 327 4>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@4a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 92>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    interrupts = <0 327 4>;
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@4a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 328 4>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi1: spi@4a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 94>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_default>;
    interrupts = <0 328 4>;
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@4a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 329 4>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@4a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 96>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi2_default>;
    interrupts = <0 329 4>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@4a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a8c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 330 4>;
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi3: spi@4a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a8c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 98>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_default>;
    interrupts = <0 330 4>;
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@4a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 100>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 331 4>;
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi4: spi@4a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 100>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi4_default>;
    interrupts = <0 331 4>;
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart4: serial@4a90000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x04a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 100>;
    interrupts = <0 331 4>;
    status = "disabled";
   };

   i2c5: i2c@4a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x04a94000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 102>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 332 4>;
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@4a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x04a94000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 102>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_default>;
    interrupts = <0 332 4>;
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  usb: usb@4ef8800 {
   compatible = "qcom,sm6115-dwc3", "qcom,dwc3";
   reg = <0x0 0x04ef8800 0x0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 56>,
     <&gcc 128>,
     <&gcc 116>,
     <&gcc 133>,
     <&gcc 130>,
     <&gcc 134>;
   clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi", "xo";

   assigned-clocks = <&gcc 130>,
       <&gcc 128>;
   assigned-clock-rates = <19200000>, <66666667>;

   interrupts = <0 260 4>,
         <0 422 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq";

   resets = <&gcc 4>;
   power-domains = <&gcc 2>;
   qcom,select-utmi-as-pipe-clk;
   status = "disabled";

   usb_dwc3: usb@4e00000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x04e00000 0x0 0xcd00>;
    interrupts = <0 255 4>;
    phys = <&usb_hsphy>;
    phy-names = "usb2-phy";
    iommus = <&apps_smmu 0x120 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    snps,usb3_lpm_capable;
   };
  };

  gpucc: clock-controller@5990000 {
   compatible = "qcom,sm6115-gpucc";
   reg = <0x0 0x05990000 0x0 0x9000>;
   clocks = <&rpmcc 0>,
     <&gcc 73>,
     <&gcc 74>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@59a0000 {
   compatible = "qcom,sm6115-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x059a0000 0x0 0x10000>;
   interrupts = <0 163 4>,
         <0 167 4>,
         <0 168 4>,
         <0 169 4>,
         <0 170 4>,
         <0 171 4>,
         <0 172 4>,
         <0 173 4>,
         <0 174 4>;

   clocks = <&gcc 76>,
     <&gpucc 16>,
     <&gcc 77>;
   clock-names = "mem",
          "hlos",
          "iface";
   power-domains = <&gpucc 0>;

   #global-interrupts = <1>;
   #iommu-cells = <2>;
  };

  mdss: display-subsystem@5e00000 {
   compatible = "qcom,sm6115-mdss";
   reg = <0x0 0x05e00000 0x0 0x1000>;
   reg-names = "mdss";

   power-domains = <&dispcc 0>;

   clocks = <&gcc 61>,
     <&gcc 63>,
     <&dispcc 10>;

   interrupts = <0 186 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   iommus = <&apps_smmu 0x420 0x2>,
     <&apps_smmu 0x421 0x0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdp: display-controller@5e01000 {
    compatible = "qcom,sm6115-dpu";
    reg = <0x0 0x05e01000 0x0 0x8f000>,
          <0x0 0x05eb0000 0x0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&gcc 63>,
      <&dispcc 2>,
      <&dispcc 10>,
      <&dispcc 12>,
      <&dispcc 16>,
      <&dispcc 18>;
    clock-names = "bus",
           "iface",
           "core",
           "lut",
           "rot",
           "vsync";

    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmpd 0>;

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dpu_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-19200000 {
      opp-hz = /bits/ 64 <19200000>;
      required-opps = <&rpmpd_opp_min_svs>;
     };

     opp-192000000 {
      opp-hz = /bits/ 64 <192000000>;
      required-opps = <&rpmpd_opp_low_svs>;
     };

     opp-256000000 {
      opp-hz = /bits/ 64 <256000000>;
      required-opps = <&rpmpd_opp_svs>;
     };

     opp-307200000 {
      opp-hz = /bits/ 64 <307200000>;
      required-opps = <&rpmpd_opp_svs_plus>;
     };

     opp-384000000 {
      opp-hz = /bits/ 64 <384000000>;
      required-opps = <&rpmpd_opp_nom>;
     };
    };
   };

   mdss_dsi0: dsi@5e94000 {
    compatible = "qcom,sm6115-dsi-ctrl", "qcom,mdss-dsi-ctrl";
    reg = <0x0 0x05e94000 0x0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&dispcc 4>,
      <&dispcc 7>,
      <&dispcc 14>,
      <&dispcc 8>,
      <&dispcc 2>,
      <&gcc 63>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    assigned-clocks = <&dispcc 5>,
        <&dispcc 15>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>;

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmpd 0>;
    phys = <&mdss_dsi0_phy>;

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi0_out: endpoint {
      };
     };
    };

    dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-19200000 {
      opp-hz = /bits/ 64 <19200000>;
      required-opps = <&rpmpd_opp_min_svs>;
     };

     opp-164000000 {
      opp-hz = /bits/ 64 <164000000>;
      required-opps = <&rpmpd_opp_low_svs>;
     };

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmpd_opp_svs>;
     };
    };
   };

   mdss_dsi0_phy: phy@5e94400 {
    compatible = "qcom,dsi-phy-14nm-2290";
    reg = <0x0 0x05e94400 0x0 0x100>,
          <0x0 0x05e94500 0x0 0x300>,
          <0x0 0x05e94800 0x0 0x188>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 2>,
      <&rpmcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };
  };

  dispcc: clock-controller@5f00000 {
   compatible = "qcom,sm6115-dispcc";
   reg = <0x0 0x05f00000 0 0x20000>;
   clocks = <&rpmcc 0>,
     <&sleep_clk>,
     <&mdss_dsi0_phy 0>,
     <&mdss_dsi0_phy 1>,
     <&gcc 62>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  remoteproc_mpss: remoteproc@6080000 {
   compatible = "qcom,sm6115-mpss-pas";
   reg = <0x0 0x06080000 0x0 0x100>;

   interrupts-extended = <&intc 0 307 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 0>;

   memory-region = <&pil_modem_mem>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 68 1>;
    label = "mpss";
    qcom,remote-pid = <1>;
    mboxes = <&apcs_glb 12>;
   };
  };

  stm@8002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x0 0x08002000 0x0 0x1000>,
         <0x0 0x0e280000 0x0 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel_in0_in>;
     };
    };
   };
  };

  cti0: cti@8010000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08010000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti1: cti@8011000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08011000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti2: cti@8012000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08012000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti3: cti@8013000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08013000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti4: cti@8014000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08014000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti5: cti@8015000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08015000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti6: cti@8016000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08016000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti7: cti@8017000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08017000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti8: cti@8018000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08018000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti9: cti@8019000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x08019000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti10: cti@801a000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0801a000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti11: cti@801b000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0801b000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti12: cti@801c000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0801c000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti13: cti@801d000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0801d000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti14: cti@801e000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0801e000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  cti15: cti@801f000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0801f000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";
  };

  replicator@8046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x0 0x08046000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     replicator_out: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etf@8047000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x0 0x08047000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint = <&merge_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint = <&replicator_in>;
     };
    };
   };
  };

  etr@8048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x0 0x08048000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint = <&replicator_out>;
     };
    };
   };
  };

  funnel@8041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x08041000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     funnel_in0_out: endpoint {
      remote-endpoint = <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    port {
     funnel_in0_in: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel@8042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x08042000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     funnel_in1_out: endpoint {
      remote-endpoint = <&merge_funnel_in1>;
     };
    };
   };

   in-ports {
    port {
     funnel_in1_in: endpoint {
      remote-endpoint = <&funnel_apss1_out>;
     };
    };
   };
  };

  funnel@8045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x08045000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint = <&funnel_in0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint = <&funnel_in1_out>;
     };
    };
   };
  };

  etm@9040000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09040000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU0>;

   status = "disabled";

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&funnel_apss0_in0>;
     };
    };
   };
  };

  etm@9140000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09140000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU1>;

   status = "disabled";

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&funnel_apss0_in1>;
     };
    };
   };
  };

  etm@9240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09240000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU2>;

   status = "disabled";

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&funnel_apss0_in2>;
     };
    };
   };
  };

  etm@9340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09340000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU3>;

   status = "disabled";

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&funnel_apss0_in3>;
     };
    };
   };
  };

  etm@9440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09440000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU4>;

   status = "disabled";

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&funnel_apss0_in4>;
     };
    };
   };
  };

  etm@9540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09540000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU5>;

   status = "disabled";

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&funnel_apss0_in5>;
     };
    };
   };
  };

  etm@9640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09640000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU6>;

   status = "disabled";

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&funnel_apss0_in6>;
     };
    };
   };
  };

  etm@9740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x0 0x09740000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;

   cpu = <&CPU7>;

   status = "disabled";

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&funnel_apss0_in7>;
     };
    };
   };
  };

  funnel@9800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x09800000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     funnel_apss0_out: endpoint {
      remote-endpoint = <&funnel_apss1_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     funnel_apss0_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     funnel_apss0_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     funnel_apss0_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     funnel_apss0_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     funnel_apss0_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     funnel_apss0_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     funnel_apss0_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     funnel_apss0_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };
  };

  funnel@9810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x09810000 0x0 0x1000>;

   clocks = <&rpmcc 8>;
   clock-names = "apb_pclk";

   status = "disabled";

   out-ports {
    port {
     funnel_apss1_out: endpoint {
      remote-endpoint = <&funnel_in1_in>;
     };
    };
   };

   in-ports {
    port {
     funnel_apss1_in: endpoint {
      remote-endpoint = <&funnel_apss0_out>;
     };
    };
   };
  };

  remoteproc_adsp: remoteproc@ab00000 {
   compatible = "qcom,sm6115-adsp-pas";
   reg = <0x0 0x0ab00000 0x0 0x100>;

   interrupts-extended = <&intc 0 282 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 6>,
     <&rpmpd 7>;

   memory-region = <&pil_adsp_mem>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 277 1>;
    label = "lpass";
    qcom,remote-pid = <2>;
    mboxes = <&apcs_glb 8>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x01c3 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x01c4 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x01c5 0x0>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x01c6 0x0>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x01c7 0x0>;
     };
    };
   };
  };

  remoteproc_cdsp: remoteproc@b300000 {
   compatible = "qcom,sm6115-cdsp-pas";
   reg = <0x0 0x0b300000 0x0 0x100000>;

   interrupts-extended = <&intc 0 265 1>,
           <&cdsp_smp2p_in 0 1>,
           <&cdsp_smp2p_in 1 1>,
           <&cdsp_smp2p_in 2 1>,
           <&cdsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmcc 0>;
   clock-names = "xo";

   power-domains = <&rpmpd 0>;

   memory-region = <&pil_cdsp_mem>;

   qcom,smem-states = <&cdsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 261 1>;
    label = "cdsp";
    qcom,remote-pid = <5>;
    mboxes = <&apcs_glb 28>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x0c01 0x0>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x0c02 0x0>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x0c03 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x0c04 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x0c05 0x0>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x0c06 0x0>;
     };


    };
   };
  };

  apps_smmu: iommu@c600000 {
   compatible = "qcom,sm6115-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x0c600000 0x0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;

   interrupts = <0 81 4>,
         <0 88 4>,
         <0 89 4>,
         <0 90 4>,
         <0 91 4>,
         <0 92 4>,
         <0 93 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 119 4>,
         <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>,
         <0 128 4>,
         <0 129 4>,
         <0 130 4>,
         <0 131 4>,
         <0 132 4>,
         <0 133 4>,
         <0 134 4>,
         <0 135 4>,
         <0 136 4>,
         <0 137 4>,
         <0 138 4>,
         <0 139 4>,
         <0 140 4>,
         <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>,
         <0 151 4>;
  };

  wifi: wifi@c800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0x0 0x0c800000 0x0 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_msa_mem>;
   interrupts = <0 358 4>,
         <0 359 4>,
         <0 360 4>,
         <0 361 4>,
         <0 362 4>,
         <0 363 4>,
         <0 364 4>,
         <0 365 4>,
         <0 366 4>,
         <0 367 4>,
         <0 368 4>,
         <0 369 4>;
   iommus = <&apps_smmu 0x1a0 0x1>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };

  watchdog@f017000 {
   compatible = "qcom,apss-wdt-sm6115", "qcom,kpss-wdt";
   reg = <0x0 0x0f017000 0x0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 3 1>;
  };

  apcs_glb: mailbox@f111000 {
   compatible = "qcom,sm6115-apcs-hmss-global",
         "qcom,msm8994-apcs-kpss-global";
   reg = <0x0 0x0f111000 0x0 0x1000>;

   #mbox-cells = <1>;
  };

  timer@f120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x0f120000 0x0 0x1000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-frequency = <19200000>;

   frame@f121000 {
    reg = <0x0 0x0f121000 0x0 0x1000>, <0x0 0x0f122000 0x0 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
   };

   frame@f123000 {
    reg = <0x0 0x0f123000 0x0 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@f124000 {
    reg = <0x0 0x0f124000 0x0 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@f125000 {
    reg = <0x0 0x0f125000 0x0 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@f126000 {
    reg = <0x0 0x0f126000 0x0 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@f127000 {
    reg = <0x0 0x0f127000 0x0 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@f128000 {
    reg = <0x0 0x0f128000 0x0 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  intc: interrupt-controller@f200000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x0f200000 0x0 0x10000>,
         <0x0 0x0f300000 0x0 0x100000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupt-parent = <&intc>;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   interrupts = <1 9 4>;
  };

  cpufreq_hw: cpufreq@f521000 {
   compatible = "qcom,sm6115-cpufreq-hw", "qcom,cpufreq-hw";
   reg = <0x0 0x0f521000 0x0 0x1000>,
         <0x0 0x0f523000 0x0 0x1000>;

   reg-names = "freq-domain0", "freq-domain1";
   clocks = <&rpmcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };
 };

 thermal-zones {
  mapss-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 0>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  cdsp-hvx-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 1>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 2>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 3>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 4>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  modem1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 5>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 6>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 7>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 8>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 9>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu45-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 10>;

   trips {
    cpu45_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu45_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu45_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu67-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 11>;

   trips {
    cpu67_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu67_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu67_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0123-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 12>;

   trips {
    cpu0123_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0123_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0123_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  modem0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 13>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  display-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 14>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens0 15>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 9 "arch/arm64/boot/dts/qcom/sm6115p-lenovo-j606f.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 5 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

/ {
 thermal-zones {
  pm6125-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm6125_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm6125", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6125_pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    linux,code = <116>;
    bias-pull-up;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  pm6125_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm6125_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm6125_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   #io-channel-cells = <1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
   };

   vph-pwr@83 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
   };

   vcoin@85 {
    reg = <0x85>;
    qcom,pre-scaling = <1 3>;
   };

   xo-therm@4c {
    reg = <0x4c>;
    qcom,pre-scaling = <1 1>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };
  };

  pm6125_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pm6125_rtc: rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
   status = "disabled";
  };

  pm6125_gpios: gpio@c000 {
   compatible = "qcom,pm6125-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6125_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm6125", "qcom,spmi-pmic";
  reg = <0x1 0>;
 };
};
# 10 "arch/arm64/boot/dts/qcom/sm6115p-lenovo-j606f.dts" 2

/ {
 model = "Lenovo Tab P11";
 compatible = "lenovo,j606f", "qcom,sm6115p", "qcom,sm6115";
 chassis-type = "tablet";


 qcom,msm-id = <445 0x10000>, <420 0x10000>;
 qcom,board-id = <34 3>;

 aliases {
  mmc0 = &sdhc_2;
 };

 chosen {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  framebuffer0: framebuffer@5c000000 {
   compatible = "simple-framebuffer";
   reg = <0 0x5c000000 0 (2000 * 1200 * 4)>;
   width = <1200>;
   height = <2000>;
   stride = <(1200 * 4)>;
   format = "a8r8g8b8";
   clocks = <&gcc 63>;
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&vol_up_n>;

  key-volume-up {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&pm6125_gpios 5 1>;
   debounce-interval = <15>;
   linux,can-disable;
   wakeup-source;
  };
 };

 reserved-memory {
  ramoops@ffc00000 {
   compatible = "ramoops";
   reg = <0x0 0xffc00000 0x0 0x100000>;
   record-size = <0x1000>;
   console-size = <0x40000>;
   ftrace-size = <0x20000>;
   ecc-size = <16>;
  };
 };
};

&dispcc {

 status = "disabled";
};

&pm6125_gpios {
 vol_up_n: vol-up-n-state {
  pins = "gpio5";
  function = "normal";
  power-source = <0>;
  bias-pull-up;
  input-enable;
 };
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;
 status = "okay";
};

&remoteproc_adsp {
 firmware-name = "qcom/sm6115/LENOVO/J606F/adsp.mbn";
 status = "okay";
};

&remoteproc_cdsp {
 firmware-name = "qcom/sm6115/LENOVO/J606F/cdsp.mbn";
 status = "okay";
};

&remoteproc_mpss {
 firmware-name = "qcom/sm6115/LENOVO/J606F/modem.mbn";
 status = "okay";
};

&rpm_requests {
 regulators-0 {
  compatible = "qcom,rpm-pm6125-regulators";

  pm6125_s6: s6 {
   regulator-min-microvolt = <304000>;
   regulator-max-microvolt = <1456000>;
  };

  pm6125_s7: s7 {
   regulator-min-microvolt = <1280000>;
   regulator-max-microvolt = <2080000>;
  };

  pm6125_s8: s8 {
   regulator-min-microvolt = <1064000>;
   regulator-max-microvolt = <1304000>;
  };

  pm6125_l1: l1 {
   regulator-min-microvolt = <952000>;
   regulator-max-microvolt = <1152000>;
  };

  pm6125_l4: l4 {
   regulator-min-microvolt = <488000>;
   regulator-max-microvolt = <1000000>;
  };

  pm6125_l5: l5 {
   regulator-min-microvolt = <1648000>;

   regulator-max-microvolt = <2960000>;
   regulator-allow-set-load;

   regulator-always-on;
  };

  pm6125_l6: l6 {
   regulator-min-microvolt = <576000>;
   regulator-max-microvolt = <656000>;
  };

  pm6125_l7: l7 {

   regulator-min-microvolt = <1256000>;
   regulator-max-microvolt = <1256000>;







   regulator-always-on;
  };

  pm6125_l8: l8 {
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <728000>;
  };

  pm6125_l9: l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
  };

  pm6125_l10: l10 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1904000>;
  };

  pm6125_l11: l11 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1952000>;
  };

  pm6125_l12: l12 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <1984000>;
  };

  pm6125_l13: l13 {
   regulator-min-microvolt = <1504000>;
   regulator-max-microvolt = <1952000>;
  };

  pm6125_l14: l14 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1904000>;
  };

  pm6125_l15: l15 {
   regulator-min-microvolt = <2920000>;
   regulator-max-microvolt = <3232000>;
  };

  pm6125_l16: l16 {
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1904000>;
  };

  pm6125_l17: l17 {
   regulator-min-microvolt = <1152000>;
   regulator-max-microvolt = <1384000>;
  };

  pm6125_l18: l18 {
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1312000>;
  };

  pm6125_l19: l19 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <3304000>;
  };

  pm6125_l20: l20 {
   regulator-min-microvolt = <1624000>;
   regulator-max-microvolt = <3304000>;
  };

  pm6125_l21: l21 {
   regulator-min-microvolt = <2400000>;
   regulator-max-microvolt = <3600000>;
  };

  pm6125_l22: l22 {
   regulator-min-microvolt = <2952000>;

   regulator-max-microvolt = <2960000>;
   regulator-allow-set-load;

   regulator-always-on;
  };

  pm6125_l23: l23 {
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3400000>;
  };

  pm6125_l24: l24 {
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <3600000>;
  };
 };
};

&sdhc_2 {
 cd-gpios = <&tlmm 88 0>;
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc2_state_on &sdc2_gate_pin>;
 pinctrl-1 = <&sdc2_state_off>;
 vmmc-supply = <&pm6125_l22>;
 vqmmc-supply = <&pm6125_l5>;
 no-sdio;
 no-mmc;
 status = "okay";
};

&sleep_clk {
 clock-frequency = <32764>;
};

&tlmm {
 gpio-reserved-ranges = <14 4>;





 sdc2_gate_pin: sdc2-gate-state {
  pins = "gpio45";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
  output-high;
 };
};

&ufs_mem_hc {
 vcc-supply = <&pm6125_l24>;
 vcc-max-microamp = <600000>;
 vccq2-supply = <&pm6125_l11>;
 vccq2-max-microamp = <600000>;
 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&pm6125_l4>;
 vdda-pll-supply = <&pm6125_l12>;
 vddp-ref-clk-supply = <&pm6125_l18>;
 status = "okay";
};

&usb {
 status = "okay";
};

&usb_dwc3 {
 maximum-speed = "high-speed";
 dr_mode = "peripheral";
};

&usb_hsphy {
 vdd-supply = <&pm6125_l4>;
 vdda-pll-supply = <&pm6125_l12>;
 vdda-phy-dpdm-supply = <&pm6125_l15>;
 status = "okay";
};

&wifi {
 vdd-0.8-cx-mx-supply = <&pm6125_l8>;
 vdd-1.8-xo-supply = <&pm6125_l16>;
 vdd-1.3-rfa-supply = <&pm6125_l17>;
 vdd-3.3-ch0-supply = <&pm6125_l23>;
 qcom,ath10k-calibration-variant = "Lenovo_P11";
 status = "okay";
};

&xo_board {
 clock-frequency = <19200000>;
};
