{
  "Top": "axil_conv2D",
  "RtlTop": "axil_conv2D",
  "RtlPrefix": "",
  "RtlSubPrefix": "axil_conv2D_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS1",
          "name": "image_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "image_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS1",
          "name": "image_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "weights": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_BUS1",
          "name": "weights",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_int<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_BUS1",
          "name": "bias",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -trace_level=none",
      "config_cosim -wave_debug=0",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axil_conv2D"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "66582",
    "Latency": "66581"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axil_conv2D",
    "Version": "1.0",
    "DisplayName": "Axil_conv2d",
    "Revision": "2113858802",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axil_conv2D_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/lab1_prof\/hls\/axil_conv2D.cpp",
      "..\/..\/..\/lab1_prof\/hls\/axil_conv2D.h"
    ],
    "TestBench": [
      "..\/..\/..\/lab1_prof\/hls\/tb_axil_conv2D.cpp",
      "..\/..\/..\/lab1_prof\/host\/images.bin"
    ],
    "Vhdl": [
      "impl\/vhdl\/axil_conv2D_axil_conv2D_Pipeline_loop_i_loop_j.vhd",
      "impl\/vhdl\/axil_conv2D_BUS1_s_axi.vhd",
      "impl\/vhdl\/axil_conv2D_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd",
      "impl\/vhdl\/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd",
      "impl\/vhdl\/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd",
      "impl\/vhdl\/axil_conv2D_mac_muladd_8ns_8s_21s_21_4_1.vhd",
      "impl\/vhdl\/axil_conv2D_mul_8ns_8s_16_1_1.vhd",
      "impl\/vhdl\/axil_conv2D.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axil_conv2D_axil_conv2D_Pipeline_loop_i_loop_j.v",
      "impl\/verilog\/axil_conv2D_BUS1_s_axi.v",
      "impl\/verilog\/axil_conv2D_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.v",
      "impl\/verilog\/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v",
      "impl\/verilog\/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.v",
      "impl\/verilog\/axil_conv2D_mac_muladd_8ns_8s_21s_21_4_1.v",
      "impl\/verilog\/axil_conv2D_mul_8ns_8s_16_1_1.v",
      "impl\/verilog\/axil_conv2D.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/data\/axil_conv2D.mdd",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/data\/axil_conv2D.tcl",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/data\/axil_conv2D.yaml",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/xaxil_conv2d.c",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/xaxil_conv2d.h",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/xaxil_conv2d_hw.h",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/xaxil_conv2d_linux.c",
      "impl\/misc\/drivers\/axil_conv2D_v1_0\/src\/xaxil_conv2d_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/axil_conv2D.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_BUS1": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "15",
      "portPrefix": "s_axi_BUS1_",
      "paramPrefix": "C_S_AXI_BUS1_",
      "ports": [
        "s_axi_BUS1_ARADDR",
        "s_axi_BUS1_ARREADY",
        "s_axi_BUS1_ARVALID",
        "s_axi_BUS1_AWADDR",
        "s_axi_BUS1_AWREADY",
        "s_axi_BUS1_AWVALID",
        "s_axi_BUS1_BREADY",
        "s_axi_BUS1_BRESP",
        "s_axi_BUS1_BVALID",
        "s_axi_BUS1_RDATA",
        "s_axi_BUS1_RREADY",
        "s_axi_BUS1_RRESP",
        "s_axi_BUS1_RVALID",
        "s_axi_BUS1_WDATA",
        "s_axi_BUS1_WREADY",
        "s_axi_BUS1_WSTRB",
        "s_axi_BUS1_WVALID"
      ],
      "memories": {
        "weights": {
          "offset": "16",
          "range": "16"
        },
        "image_in": {
          "offset": "8192",
          "range": "8192"
        },
        "image_out": {
          "offset": "16384",
          "range": "8192"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "bias",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "8192",
          "argName": "image_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16384",
          "argName": "image_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "bias"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_BUS1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_BUS1_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_AWADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_BUS1_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS1_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS1_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_ARADDR": {
      "dir": "in",
      "width": "15"
    },
    "s_axi_BUS1_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS1_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS1_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS1_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS1_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "axil_conv2D",
      "BindInstances": "BUS1_s_axi_U",
      "Instances": [{
          "ModuleName": "axil_conv2D_Pipeline_loop_i_loop_j",
          "InstanceName": "grp_axil_conv2D_Pipeline_loop_i_loop_j_fu_162",
          "BindInstances": "select_ln25_fu_393_p3 select_ln25_1_fu_485_p3 select_ln25_2_fu_617_p3 select_ln25_3_fu_401_p3 i_2_fu_431_p3 mac_muladd_7ns_7ns_7ns_13_4_1_U4 mac_muladd_8ns_8s_16s_17_4_1_U7 mac_muladd_8ns_8s_16s_17_4_1_U7 image_1d_idx_7_fu_463_p2 mul_8ns_8s_16_1_1_U1 image_1d_idx_fu_493_p2 mac_muladd_8ns_8s_17s_18_4_1_U6 mac_muladd_8ns_8s_17s_18_4_1_U6 image_1d_idx_1_fu_558_p2 mul_8ns_8s_16_1_1_U2 image_1d_idx_2_fu_544_p2 mac_muladd_8ns_8s_16s_17_4_1_U8 mac_muladd_8ns_8s_16s_17_4_1_U8 image_1d_idx_3_fu_572_p2 mul_8ns_8s_16_1_1_U3 image_1d_idx_4_fu_598_p2 mac_muladd_8ns_8s_21s_21_4_1_U9 mac_muladd_8ns_8s_21s_21_4_1_U9 image_1d_idx_5_fu_642_p2 mac_muladd_8ns_8s_17s_18_4_1_U10 mac_muladd_8ns_8s_17s_18_4_1_U10 image_1d_idx_6_fu_409_p2 mac_muladd_8ns_8s_16s_17_4_1_U5 mac_muladd_8ns_8s_16s_17_4_1_U5 mac_muladd_8ns_8s_21s_21_4_1_U9 mac_muladd_8ns_8s_16s_17_4_1_U8 mac_muladd_8ns_8s_17s_18_4_1_U10 mac_muladd_8ns_8s_16s_17_4_1_U7 mac_muladd_8ns_8s_16s_17_4_1_U5 mac_muladd_8ns_8s_17s_18_4_1_U6 add_ln40_7_fu_658_p2 icmp_ln45_fu_736_p2 acc_sat_fu_751_p3 empty_14_fu_759_p2 acc_sat_1_fu_765_p3 mac_muladd_7ns_7ns_7ns_13_4_1_U4 j_fu_507_p2 add_ln25_2_fu_664_p2 icmp_ln27_fu_670_p2 i_fu_447_p2 add_ln25_fu_513_p2 add_ln25_1_fu_675_p2 icmp_ln25_fu_681_p2"
        }]
    },
    "Info": {
      "axil_conv2D_Pipeline_loop_i_loop_j": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axil_conv2D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "axil_conv2D_Pipeline_loop_i_loop_j": {
        "Latency": {
          "LatencyBest": "66571",
          "LatencyAvg": "66571",
          "LatencyWorst": "66571",
          "PipelineII": "66564",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Loops": [{
            "Name": "loop_i_loop_j",
            "TripCount": "7396",
            "Latency": "66569",
            "PipelineII": "9",
            "PipelineDepth": "15"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "453",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "754",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axil_conv2D": {
        "Latency": {
          "LatencyBest": "66581",
          "LatencyAvg": "66581",
          "LatencyWorst": "66581",
          "PipelineII": "66582",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.221"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "872",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1188",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-09 22:02:43 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
