/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_3z[3] : celloutsig_0_1z[3];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[136] : celloutsig_1_0z;
  assign celloutsig_1_5z = !(in_data[136] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_0z = ~((in_data[154] | in_data[101]) & (in_data[172] | in_data[144]));
  assign celloutsig_1_19z = in_data[150] ^ celloutsig_1_15z[1];
  assign celloutsig_0_6z = celloutsig_0_2z ^ celloutsig_0_5z[0];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { in_data[45:42], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_8z[5:0] / { 1'h1, in_data[110:107], celloutsig_1_1z };
  assign celloutsig_1_13z = in_data[176:155] / { 1'h1, in_data[186:183], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_4z = in_data[140:123] / { 1'h1, in_data[188:179], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[110:105], celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, in_data[179:174], celloutsig_1_5z };
  assign celloutsig_0_14z = celloutsig_0_8z[6:1] / { 1'h1, _00_[2:0], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_15z = in_data[27:20] / { 1'h1, celloutsig_0_1z[1], 1'h0, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[87:84], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_6z = in_data[101] & ~(celloutsig_1_4z[7]);
  assign celloutsig_0_2z = in_data[88] & ~(celloutsig_0_1z[2]);
  assign celloutsig_0_12z = in_data[65:56] % { 1'h1, in_data[36:33], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_2z, _00_, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[6:2], celloutsig_0_4z, celloutsig_0_5z[0], in_data[0] };
  assign celloutsig_1_15z = celloutsig_1_0z ? { celloutsig_1_10z, celloutsig_1_1z } : { celloutsig_1_9z[6], celloutsig_1_10z };
  assign celloutsig_0_18z = _00_[2] ? { celloutsig_0_8z[7:0], celloutsig_0_2z } : { 1'h0, _00_[1:0], celloutsig_0_14z };
  assign celloutsig_1_12z = & { celloutsig_1_3z, celloutsig_1_1z, in_data[176] };
  assign celloutsig_1_18z = in_data[112] & celloutsig_1_16z;
  assign celloutsig_0_11z = celloutsig_0_1z[3] & _00_[0];
  assign celloutsig_0_23z = celloutsig_0_15z[2] & celloutsig_0_3z[3];
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[119];
  assign celloutsig_0_0z = ~^ in_data[43:33];
  assign celloutsig_1_16z = ^ { celloutsig_1_14z[3:2], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_14z = celloutsig_1_13z[14:9] - celloutsig_1_8z[6:1];
  assign celloutsig_0_22z = { celloutsig_0_3z[2:1], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_6z } - { in_data[40:25], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[11:6], celloutsig_1_6z } ^ { celloutsig_1_4z[7:2], celloutsig_1_0z };
  assign celloutsig_0_1z[3:1] = in_data[91:89] ^ in_data[55:53];
  assign { celloutsig_0_5z[6:2], celloutsig_0_5z[0] } = { celloutsig_0_3z[4:2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } | { celloutsig_0_3z[1:0], celloutsig_0_1z[3:1], celloutsig_0_4z };
  assign celloutsig_0_1z[0] = 1'h0;
  assign celloutsig_0_5z[1] = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[53:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
