# verilog-modules

```
ğŸ“¦ RTL
 â”— ğŸ“‚ fifo
   â”£ ğŸ“œ async_fifo.v âŒ
   â”— ğŸ“œ sync_fifo.v âœ”

ğŸ“¦ Testing
 â”— ğŸ“‚ fifo
   â”— ğŸ“œ fifo_tb.v ğŸŒ±
```