Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:28:27 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree/post_route_timing.rpt
| Design       : mode1_max_tree
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[15]/D  4.070         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[8]/D   4.643         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[4]/D   4.653         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[6]/D   4.659         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[1]/D   4.836         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[0]/CE                 4.854         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[1]/CE                 4.854         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[2]/CE                 4.854         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[3]/CE                 4.854         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[2]/D   4.866         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[12]/D  4.886         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[11]/D  4.889         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[5]/D   4.911         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[7]/D   4.961         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[3]/D   5.040         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[0]/D   5.053         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[14]/CE                5.054         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[8]/CE                 5.054         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[9]/CE                 5.054         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[10]/D  5.059         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[10]/CE                5.075         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[11]/CE                5.075         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[12]/CE                5.075         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[4]/CE                 5.075         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[14]/D  5.086         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[9]/D   5.088         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[13]/CE                5.098         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[15]/CE                5.098         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[5]/CE                 5.178         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[6]/CE                 5.178         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[7]/CE                 5.178         
cmp0_out_stage2_reg_reg[6]/C   cmp0_out_stage1_reg_reg[13]/D  5.321         
cmp0_out_stage1_reg_reg[7]/C   outp_reg[7]/D                  8.444         
cmp0_out_stage1_reg_reg[5]/C   outp_reg[5]/D                  8.547         
cmp0_out_stage1_reg_reg[12]/C  outp_reg[12]/D                 8.620         
cmp0_out_stage1_reg_reg[6]/C   outp_reg[6]/D                  8.764         
cmp0_out_stage1_reg_reg[11]/C  outp_reg[11]/D                 8.808         
cmp0_out_stage1_reg_reg[4]/C   outp_reg[4]/D                  8.816         
cmp0_out_stage1_reg_reg[10]/C  outp_reg[10]/D                 8.826         
cmp0_out_stage1_reg_reg[8]/C   outp_reg[8]/D                  8.832         
cmp0_out_stage1_reg_reg[13]/C  outp_reg[13]/D                 8.856         
cmp0_out_stage1_reg_reg[1]/C   outp_reg[1]/D                  8.892         
cmp0_out_stage1_reg_reg[9]/C   outp_reg[9]/D                  8.926         
cmp0_out_stage1_reg_reg[14]/C  outp_reg[14]/D                 9.001         
cmp0_out_stage1_reg_reg[15]/C  outp_reg[15]/D                 9.008         
cmp0_out_stage1_reg_reg[3]/C   outp_reg[3]/D                  9.013         
cmp0_out_stage1_reg_reg[2]/C   outp_reg[2]/D                  9.118         
cmp0_out_stage1_reg_reg[0]/C   outp_reg[0]/D                  9.123         



