

================================================================
== Vitis HLS Report for 'foo_m'
================================================================
* Date:           Sun Dec 11 11:12:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  11.727 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   163844|   163844|  2.294 ms|  2.294 ms|  163845|  163845|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    49152|    49152|         3|          -|          -|  16384|        no|
        |- L1      |    32768|    32768|         2|          -|          -|  16384|        no|
        |- Loop2   |    49152|    49152|         3|          -|          -|  16384|        no|
        |- Loop3   |    32768|    32768|         2|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   179|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   4|      0|    42|    -|
|Memory           |       96|   -|      0|     0|    0|
|Multiplexer      |        -|   -|      -|   124|    -|
|Register         |        -|   -|    195|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |       96|   4|    195|   345|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |      240|  10|      1|     4|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_6ns_32_1_1_U2  |mul_32s_6ns_32_1_1  |        0|   1|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   4|  0|  42|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp1_U  |temp1_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |temp2_U  |temp1_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |temp3_U  |temp1_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                     |       96|  0|   0|    0|  49152|   96|     3|      1572864|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_209_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln31_fu_274_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln38_fu_310_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln8_fu_244_p2    |         +|   0|  0|  22|          15|           1|
    |data_out2_d0         |         +|   0|  0|  39|          32|          32|
    |icmp_ln21_fu_203_p2  |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln31_fu_268_p2  |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln38_fu_304_p2  |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln8_fu_238_p2   |      icmp|   0|  0|  13|          15|          16|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 179|         152|         100|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  49|         12|    1|         12|
    |i_1_fu_74       |   9|          2|   15|         30|
    |i_fu_58         |   9|          2|   15|         30|
    |j_fu_78         |   9|          2|   15|         30|
    |k_fu_82         |   9|          2|   15|         30|
    |temp1_address0  |  13|          3|   14|         42|
    |temp2_address0  |  13|          3|   14|         42|
    |temp3_address0  |  13|          3|   14|         42|
    +----------------+----+-----------+-----+-----------+
    |Total           | 124|         29|  103|        258|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  11|   0|   11|          0|
    |i_1_fu_74           |  15|   0|   15|          0|
    |i_fu_58             |  15|   0|   15|          0|
    |j_fu_78             |  15|   0|   15|          0|
    |k_fu_82             |  15|   0|   15|          0|
    |mul_ln24_reg_366    |  32|   0|   32|          0|
    |temp2_load_reg_412  |  32|   0|   32|          0|
    |zext_ln21_reg_346   |  15|   0|   64|         49|
    |zext_ln31_reg_392   |  15|   0|   64|         49|
    |zext_ln38_reg_417   |  15|   0|   64|         49|
    |zext_ln8_reg_371    |  15|   0|   64|         49|
    +--------------------+----+----+-----+-----------+
    |Total               | 195|   0|  391|        196|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|data_in_address0    |  out|   14|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|   14|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|   14|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

