@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\git\FPGA\flip_flop.v":1:7:1:19|Synthesizing module Clocked_Logic in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\git\FPGA\flip_flop.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level
@N: NF107 :"C:\git\FPGA\flip_flop.v":1:7:1:19|Selected library: work cell: Clocked_Logic view verilog as top level

