<stg><name>conv_2d_cl<array,array<ap_fixed,8u>,config17></name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="11" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="13" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:12  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.reset:4  %empty_258 = call { i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P(i32* %data_V_data_0_V, i32* %data_V_data_1_V, i32* %data_V_data_2_V, i32* %data_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="128">
<![CDATA[
.reset:5  %tmp_data_0_V = extractvalue { i32, i32, i32, i32 } %empty_258, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="128">
<![CDATA[
.reset:6  %tmp_data_1_V = extractvalue { i32, i32, i32, i32 } %empty_258, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="128">
<![CDATA[
.reset:7  %tmp_data_2_V = extractvalue { i32, i32, i32, i32 } %empty_258, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="128">
<![CDATA[
.reset:8  %tmp_data_3_V = extractvalue { i32, i32, i32, i32 } %empty_258, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.reset:0  %indvar_flatten23 = phi i9 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit.i" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty_257 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 324, i64 324, i64 324)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str54) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
.reset:9  %kernel_data_V_4_4_load = load i32* @kernel_data_V_4_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_4_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
.reset:10  %kernel_data_V_4_5_load = load i32* @kernel_data_V_4_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_5_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
.reset:11  %kernel_data_V_4_6_load = load i32* @kernel_data_V_4_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_6_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.reset:12  %kernel_data_V_4_7_load = load i32* @kernel_data_V_4_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_7_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
.reset:13  %kernel_data_V_4_8_load = load i32* @kernel_data_V_4_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_8_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.reset:14  %kernel_data_V_4_9_load = load i32* @kernel_data_V_4_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_9_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.reset:15  %kernel_data_V_4_10_load = load i32* @kernel_data_V_4_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_10_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.reset:16  %kernel_data_V_4_11_load = load i32* @kernel_data_V_4_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_11_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
.reset:17  %kernel_data_V_4_16_load = load i32* @kernel_data_V_4_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_16_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.reset:18  %kernel_data_V_4_17_load = load i32* @kernel_data_V_4_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_17_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.reset:19  %kernel_data_V_4_18_load = load i32* @kernel_data_V_4_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_18_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %kernel_data_V_4_19_load = load i32* @kernel_data_V_4_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_19_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.reset:21  %kernel_data_V_4_20_load = load i32* @kernel_data_V_4_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_20_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.reset:22  %kernel_data_V_4_21_load = load i32* @kernel_data_V_4_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_21_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.reset:23  %kernel_data_V_4_22_load = load i32* @kernel_data_V_4_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_22_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.reset:24  %kernel_data_V_4_23_load = load i32* @kernel_data_V_4_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_23_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.reset:25  %kernel_data_V_4_28_load = load i32* @kernel_data_V_4_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_28_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.reset:26  %kernel_data_V_4_29_load = load i32* @kernel_data_V_4_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_29_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.reset:27  %kernel_data_V_4_30_load = load i32* @kernel_data_V_4_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_30_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.reset:28  %kernel_data_V_4_31_load = load i32* @kernel_data_V_4_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_31_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.reset:29  %kernel_data_V_4_32_load = load i32* @kernel_data_V_4_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_32_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
.reset:30  %kernel_data_V_4_33_load = load i32* @kernel_data_V_4_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_33_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.reset:31  %kernel_data_V_4_34_load = load i32* @kernel_data_V_4_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_34_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.reset:32  %kernel_data_V_4_35_load = load i32* @kernel_data_V_4_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_35_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1152" op_0_bw="1152" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32">
<![CDATA[
.reset:33  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"shift_line_buffer<array<ap_fixed,4u>,config17>"(i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V, i32 %kernel_data_V_4_4_load, i32 %kernel_data_V_4_5_load, i32 %kernel_data_V_4_6_load, i32 %kernel_data_V_4_7_load, i32 %kernel_data_V_4_8_load, i32 %kernel_data_V_4_9_load, i32 %kernel_data_V_4_10_load, i32 %kernel_data_V_4_11_load, i32 %kernel_data_V_4_16_load, i32 %kernel_data_V_4_17_load, i32 %kernel_data_V_4_18_load, i32 %kernel_data_V_4_19_load, i32 %kernel_data_V_4_20_load, i32 %kernel_data_V_4_21_load, i32 %kernel_data_V_4_22_load, i32 %kernel_data_V_4_23_load, i32 %kernel_data_V_4_28_load, i32 %kernel_data_V_4_29_load, i32 %kernel_data_V_4_30_load, i32 %kernel_data_V_4_31_load, i32 %kernel_data_V_4_32_load, i32 %kernel_data_V_4_33_load, i32 %kernel_data_V_4_34_load, i32 %kernel_data_V_4_35_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1152">
<![CDATA[
.reset:34  %kernel_data_V_4_27_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_27_ret"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1152">
<![CDATA[
.reset:35  %kernel_data_V_4_26_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_26_ret"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1152">
<![CDATA[
.reset:36  %kernel_data_V_4_25_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_25_ret"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1152">
<![CDATA[
.reset:37  %kernel_data_V_4_24_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_24_ret"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1152">
<![CDATA[
.reset:38  %kernel_data_V_4_15_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_15_ret"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1152">
<![CDATA[
.reset:39  %kernel_data_V_4_14_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_14_ret"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1152">
<![CDATA[
.reset:40  %kernel_data_V_4_13_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_13_ret"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1152">
<![CDATA[
.reset:41  %kernel_data_V_4_12_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_12_ret"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1152">
<![CDATA[
.reset:42  %kernel_data_V_4_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_3_ret"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1152">
<![CDATA[
.reset:43  %kernel_data_V_4_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_2_ret"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1152">
<![CDATA[
.reset:44  %kernel_data_V_4_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_1_ret"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1152">
<![CDATA[
.reset:45  %kernel_data_V_4_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_0_ret"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1152">
<![CDATA[
.reset:46  %kernel_data_V_4_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_4_ret"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:47  store i32 %kernel_data_V_4_4_ret, i32* @kernel_data_V_4_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1152">
<![CDATA[
.reset:48  %kernel_data_V_4_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_5_ret"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:49  store i32 %kernel_data_V_4_5_ret, i32* @kernel_data_V_4_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1152">
<![CDATA[
.reset:50  %kernel_data_V_4_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_6_ret"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:51  store i32 %kernel_data_V_4_6_ret, i32* @kernel_data_V_4_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1152">
<![CDATA[
.reset:52  %kernel_data_V_4_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_7_ret"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:53  store i32 %kernel_data_V_4_7_ret, i32* @kernel_data_V_4_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1152">
<![CDATA[
.reset:54  %kernel_data_V_4_8_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_8_ret"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:55  store i32 %kernel_data_V_4_8_ret, i32* @kernel_data_V_4_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1152">
<![CDATA[
.reset:56  %kernel_data_V_4_9_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_9_ret"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:57  store i32 %kernel_data_V_4_9_ret, i32* @kernel_data_V_4_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1152">
<![CDATA[
.reset:58  %kernel_data_V_4_10_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_10_ret"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:59  store i32 %kernel_data_V_4_10_ret, i32* @kernel_data_V_4_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1152">
<![CDATA[
.reset:60  %kernel_data_V_4_11_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_11_ret"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:61  store i32 %kernel_data_V_4_11_ret, i32* @kernel_data_V_4_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1152">
<![CDATA[
.reset:62  %kernel_data_V_4_16_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_16_ret"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:63  store i32 %kernel_data_V_4_16_ret, i32* @kernel_data_V_4_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1152">
<![CDATA[
.reset:64  %kernel_data_V_4_17_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_17_ret"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:65  store i32 %kernel_data_V_4_17_ret, i32* @kernel_data_V_4_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1152">
<![CDATA[
.reset:66  %kernel_data_V_4_18_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_18_ret"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:67  store i32 %kernel_data_V_4_18_ret, i32* @kernel_data_V_4_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1152">
<![CDATA[
.reset:68  %kernel_data_V_4_19_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_19_ret"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:69  store i32 %kernel_data_V_4_19_ret, i32* @kernel_data_V_4_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1152">
<![CDATA[
.reset:70  %kernel_data_V_4_20_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_20_ret"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:71  store i32 %kernel_data_V_4_20_ret, i32* @kernel_data_V_4_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1152">
<![CDATA[
.reset:72  %kernel_data_V_4_21_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_21_ret"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:73  store i32 %kernel_data_V_4_21_ret, i32* @kernel_data_V_4_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1152">
<![CDATA[
.reset:74  %kernel_data_V_4_22_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_22_ret"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:75  store i32 %kernel_data_V_4_22_ret, i32* @kernel_data_V_4_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1152">
<![CDATA[
.reset:76  %kernel_data_V_4_23_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_23_ret"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:77  store i32 %kernel_data_V_4_23_ret, i32* @kernel_data_V_4_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1152">
<![CDATA[
.reset:78  %kernel_data_V_4_28_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_28_ret"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:79  store i32 %kernel_data_V_4_28_ret, i32* @kernel_data_V_4_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1152">
<![CDATA[
.reset:80  %kernel_data_V_4_29_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_29_ret"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:81  store i32 %kernel_data_V_4_29_ret, i32* @kernel_data_V_4_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1152">
<![CDATA[
.reset:82  %kernel_data_V_4_30_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_30_ret"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:83  store i32 %kernel_data_V_4_30_ret, i32* @kernel_data_V_4_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1152">
<![CDATA[
.reset:84  %kernel_data_V_4_31_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_31_ret"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:85  store i32 %kernel_data_V_4_31_ret, i32* @kernel_data_V_4_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1152">
<![CDATA[
.reset:86  %kernel_data_V_4_32_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_32_ret"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:87  store i32 %kernel_data_V_4_32_ret, i32* @kernel_data_V_4_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1152">
<![CDATA[
.reset:88  %kernel_data_V_4_33_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_33_ret"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:89  store i32 %kernel_data_V_4_33_ret, i32* @kernel_data_V_4_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1152">
<![CDATA[
.reset:90  %kernel_data_V_4_34_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_34_ret"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:91  store i32 %kernel_data_V_4_34_ret, i32* @kernel_data_V_4_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1152">
<![CDATA[
.reset:92  %kernel_data_V_4_35_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_35_ret"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:93  store i32 %kernel_data_V_4_35_ret, i32* @kernel_data_V_4_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  store i32 %kernel_data_V_4_0_ret, i32* @kernel_data_V_4_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:95  store i32 %kernel_data_V_4_1_ret, i32* @kernel_data_V_4_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  store i32 %kernel_data_V_4_2_ret, i32* @kernel_data_V_4_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:97  store i32 %kernel_data_V_4_3_ret, i32* @kernel_data_V_4_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:98  store i32 %kernel_data_V_4_12_ret, i32* @kernel_data_V_4_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  store i32 %kernel_data_V_4_13_ret, i32* @kernel_data_V_4_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  store i32 %kernel_data_V_4_14_ret, i32* @kernel_data_V_4_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:101  store i32 %kernel_data_V_4_15_ret, i32* @kernel_data_V_4_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:102  store i32 %kernel_data_V_4_24_ret, i32* @kernel_data_V_4_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:103  store i32 %kernel_data_V_4_25_ret, i32* @kernel_data_V_4_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  store i32 %kernel_data_V_4_26_ret, i32* @kernel_data_V_4_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  store i32 %kernel_data_V_4_27_ret, i32* @kernel_data_V_4_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
.reset:106  %sX_8_load = load i32* @sX_8, align 4

]]></Node>
<StgValue><ssdm name="sX_8_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:107  %icmp_ln272 = icmp eq i32 %sX_8_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
.reset:108  %sY_8_load = load i32* @sY_8, align 4

]]></Node>
<StgValue><ssdm name="sY_8_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %icmp_ln272_4 = icmp eq i32 %sY_8_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln272_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
.reset:110  %pY_8_load = load i32* @pY_8, align 4

]]></Node>
<StgValue><ssdm name="pY_8_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:111  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_8_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:112  %icmp_ln272_5 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_5"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:113  %pX_8_load = load i32* @pX_8, align 4

]]></Node>
<StgValue><ssdm name="pX_8_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:114  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_8_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:115  %icmp_ln272_6 = icmp sgt i31 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln272_6"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:116  %and_ln272 = and i1 %icmp_ln272, %icmp_ln272_4

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:117  %and_ln272_3 = and i1 %icmp_ln272_5, %icmp_ln272_6

]]></Node>
<StgValue><ssdm name="and_ln272_3"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:118  %and_ln272_4 = and i1 %and_ln272_3, %and_ln272

]]></Node>
<StgValue><ssdm name="and_ln272_4"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:119  %add_ln78 = add i9 %indvar_flatten23, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:120  br i1 %and_ln272_4, label %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin", label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin:0  %rbegin25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([141 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_32_MC_AC_16_MC_A_4) nounwind

]]></Node>
<StgValue><ssdm name="rbegin25_i_i"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin:1  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %w_index22 = phi i6 [ 0, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %w_index, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="w_index22"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="6">
<![CDATA[
ReuseLoop:49  %zext_ln76 = zext i6 %w_index22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="241" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:50  %w17_V_addr = getelementptr [36 x i241]* @w17_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w17_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="241" op_0_bw="6">
<![CDATA[
ReuseLoop:51  %w17_V_load = load i241* %w17_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w17_V_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:94  %w_index = add i6 1, %w_index22

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:95  %icmp_ln64 = icmp eq i6 %w_index22, -29

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:97  br i1 %icmp_ln64, label %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_end", label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:12  %kernel_data_V_4_0_load = load i32* @kernel_data_V_4_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_0_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:13  %kernel_data_V_4_1_load = load i32* @kernel_data_V_4_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_1_load"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:14  %kernel_data_V_4_2_load = load i32* @kernel_data_V_4_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_2_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:15  %kernel_data_V_4_3_load = load i32* @kernel_data_V_4_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_3_load"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:16  %kernel_data_V_4_4_load_1 = load i32* @kernel_data_V_4_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_4_load_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:17  %kernel_data_V_4_5_load_1 = load i32* @kernel_data_V_4_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_5_load_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:18  %kernel_data_V_4_6_load_1 = load i32* @kernel_data_V_4_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_6_load_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:19  %kernel_data_V_4_7_load_1 = load i32* @kernel_data_V_4_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_7_load_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:20  %kernel_data_V_4_8_load_1 = load i32* @kernel_data_V_4_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_8_load_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:21  %kernel_data_V_4_9_load_1 = load i32* @kernel_data_V_4_9, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_9_load_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:22  %kernel_data_V_4_10_load_1 = load i32* @kernel_data_V_4_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_10_load_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:23  %kernel_data_V_4_11_load_1 = load i32* @kernel_data_V_4_11, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_11_load_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:24  %kernel_data_V_4_12_load = load i32* @kernel_data_V_4_12, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_12_load"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:25  %kernel_data_V_4_13_load = load i32* @kernel_data_V_4_13, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_13_load"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:26  %kernel_data_V_4_14_load = load i32* @kernel_data_V_4_14, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_14_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:27  %kernel_data_V_4_15_load = load i32* @kernel_data_V_4_15, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_15_load"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:28  %kernel_data_V_4_16_load_1 = load i32* @kernel_data_V_4_16, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_16_load_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:29  %kernel_data_V_4_17_load_1 = load i32* @kernel_data_V_4_17, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_17_load_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:30  %kernel_data_V_4_18_load_1 = load i32* @kernel_data_V_4_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_18_load_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:31  %kernel_data_V_4_19_load_1 = load i32* @kernel_data_V_4_19, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_19_load_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:32  %kernel_data_V_4_20_load_1 = load i32* @kernel_data_V_4_20, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_20_load_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:33  %kernel_data_V_4_21_load_1 = load i32* @kernel_data_V_4_21, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_21_load_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:34  %kernel_data_V_4_22_load_1 = load i32* @kernel_data_V_4_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_22_load_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:35  %kernel_data_V_4_23_load_1 = load i32* @kernel_data_V_4_23, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_23_load_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:36  %kernel_data_V_4_24_load = load i32* @kernel_data_V_4_24, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_24_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:37  %kernel_data_V_4_25_load = load i32* @kernel_data_V_4_25, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_25_load"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:38  %kernel_data_V_4_26_load = load i32* @kernel_data_V_4_26, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_26_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:39  %kernel_data_V_4_27_load = load i32* @kernel_data_V_4_27, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_27_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:40  %kernel_data_V_4_28_load_1 = load i32* @kernel_data_V_4_28, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_28_load_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:41  %kernel_data_V_4_29_load_1 = load i32* @kernel_data_V_4_29, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_29_load_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:42  %kernel_data_V_4_30_load_1 = load i32* @kernel_data_V_4_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_30_load_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:43  %kernel_data_V_4_31_load_1 = load i32* @kernel_data_V_4_31, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_31_load_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:44  %kernel_data_V_4_32_load_1 = load i32* @kernel_data_V_4_32, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_32_load_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:45  %kernel_data_V_4_33_load_1 = load i32* @kernel_data_V_4_33, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_33_load_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:46  %kernel_data_V_4_34_load_1 = load i32* @kernel_data_V_4_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_34_load_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:47  %kernel_data_V_4_35_load_1 = load i32* @kernel_data_V_4_35, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_35_load_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="6">
<![CDATA[
ReuseLoop:48  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.36i32.i6(i32 %kernel_data_V_4_0_load, i32 %kernel_data_V_4_1_load, i32 %kernel_data_V_4_2_load, i32 %kernel_data_V_4_3_load, i32 %kernel_data_V_4_4_load_1, i32 %kernel_data_V_4_5_load_1, i32 %kernel_data_V_4_6_load_1, i32 %kernel_data_V_4_7_load_1, i32 %kernel_data_V_4_8_load_1, i32 %kernel_data_V_4_9_load_1, i32 %kernel_data_V_4_10_load_1, i32 %kernel_data_V_4_11_load_1, i32 %kernel_data_V_4_12_load, i32 %kernel_data_V_4_13_load, i32 %kernel_data_V_4_14_load, i32 %kernel_data_V_4_15_load, i32 %kernel_data_V_4_16_load_1, i32 %kernel_data_V_4_17_load_1, i32 %kernel_data_V_4_18_load_1, i32 %kernel_data_V_4_19_load_1, i32 %kernel_data_V_4_20_load_1, i32 %kernel_data_V_4_21_load_1, i32 %kernel_data_V_4_22_load_1, i32 %kernel_data_V_4_23_load_1, i32 %kernel_data_V_4_24_load, i32 %kernel_data_V_4_25_load, i32 %kernel_data_V_4_26_load, i32 %kernel_data_V_4_27_load, i32 %kernel_data_V_4_28_load_1, i32 %kernel_data_V_4_29_load_1, i32 %kernel_data_V_4_30_load_1, i32 %kernel_data_V_4_31_load_1, i32 %kernel_data_V_4_32_load_1, i32 %kernel_data_V_4_33_load_1, i32 %kernel_data_V_4_34_load_1, i32 %kernel_data_V_4_35_load_1, i6 %w_index22)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="241" op_0_bw="6">
<![CDATA[
ReuseLoop:51  %w17_V_load = load i241* %w17_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w17_V_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="241">
<![CDATA[
ReuseLoop:52  %trunc_ln76 = trunc i241 %w17_V_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:58  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i241.i32.i32(i241 %w17_V_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:63  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i241.i32.i32(i241 %w17_V_load, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:68  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i241.i32.i32(i241 %w17_V_load, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:73  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i241.i32.i32(i241 %w17_V_load, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:78  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i241.i32.i32(i241 %w17_V_load, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:83  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i241.i32.i32(i241 %w17_V_load, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="17" op_1_bw="241" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:88  %tmp_5 = call i17 @_ssdm_op_PartSelect.i17.i241.i32.i32(i241 %w17_V_load, i32 224, i32 240)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:53  %sext_ln1116_cast = sext i32 %tmp_7 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:54  %sext_ln1118 = sext i32 %trunc_ln76 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:55  %mul_ln1118 = mul i48 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:59  %sext_ln1118_4 = sext i32 %tmp_6 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:60  %mul_ln1118_4 = mul i48 %sext_ln1118_4, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:64  %sext_ln1118_5 = sext i32 %tmp_8 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:65  %mul_ln1118_5 = mul i48 %sext_ln1118_5, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:69  %sext_ln1118_6 = sext i32 %tmp_9 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:70  %mul_ln1118_6 = mul i48 %sext_ln1118_6, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:74  %sext_ln1118_7 = sext i32 %tmp_1 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:75  %mul_ln1118_7 = mul i48 %sext_ln1118_7, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:79  %sext_ln1118_8 = sext i32 %tmp_3 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:80  %mul_ln1118_8 = mul i48 %sext_ln1118_8, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="32">
<![CDATA[
ReuseLoop:84  %sext_ln1118_9 = sext i32 %tmp_4 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:85  %mul_ln1118_9 = mul i48 %sext_ln1118_9, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="17">
<![CDATA[
ReuseLoop:89  %sext_ln1118_10 = sext i17 %tmp_5 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:90  %mul_ln1118_10 = mul i48 %sext_ln1116_cast, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="220" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:55  %mul_ln1118 = mul i48 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:60  %mul_ln1118_4 = mul i48 %sext_ln1118_4, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:65  %mul_ln1118_5 = mul i48 %sext_ln1118_5, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:70  %mul_ln1118_6 = mul i48 %sext_ln1118_6, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:75  %mul_ln1118_7 = mul i48 %sext_ln1118_7, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:80  %mul_ln1118_8 = mul i48 %sext_ln1118_8, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:85  %mul_ln1118_9 = mul i48 %sext_ln1118_9, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:90  %mul_ln1118_10 = mul i48 %sext_ln1116_cast, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="228" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:55  %mul_ln1118 = mul i48 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:60  %mul_ln1118_4 = mul i48 %sext_ln1118_4, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:65  %mul_ln1118_5 = mul i48 %sext_ln1118_5, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:70  %mul_ln1118_6 = mul i48 %sext_ln1118_6, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:75  %mul_ln1118_7 = mul i48 %sext_ln1118_7, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:80  %mul_ln1118_8 = mul i48 %sext_ln1118_8, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:85  %mul_ln1118_9 = mul i48 %sext_ln1118_9, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:90  %mul_ln1118_10 = mul i48 %sext_ln1116_cast, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:55  %mul_ln1118 = mul i48 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:60  %mul_ln1118_4 = mul i48 %sext_ln1118_4, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:65  %mul_ln1118_5 = mul i48 %sext_ln1118_5, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:70  %mul_ln1118_6 = mul i48 %sext_ln1118_6, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:75  %mul_ln1118_7 = mul i48 %sext_ln1118_7, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:80  %mul_ln1118_8 = mul i48 %sext_ln1118_8, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:85  %mul_ln1118_9 = mul i48 %sext_ln1118_9, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:90  %mul_ln1118_10 = mul i48 %sext_ln1116_cast, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="244" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:55  %mul_ln1118 = mul i48 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:56  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:60  %mul_ln1118_4 = mul i48 %sext_ln1118_4, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:61  %trunc_ln708_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:65  %mul_ln1118_5 = mul i48 %sext_ln1118_5, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:66  %trunc_ln708_5 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_5, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:70  %mul_ln1118_6 = mul i48 %sext_ln1118_6, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:71  %trunc_ln708_6 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_6, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:75  %mul_ln1118_7 = mul i48 %sext_ln1118_7, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:76  %trunc_ln708_7 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:80  %mul_ln1118_8 = mul i48 %sext_ln1118_8, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:81  %trunc_ln708_8 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_8, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:85  %mul_ln1118_9 = mul i48 %sext_ln1118_9, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:86  %trunc_ln708_9 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_9, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ReuseLoop:90  %mul_ln1118_10 = mul i48 %sext_ln1116_cast, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:91  %trunc_ln708_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %mul_ln1118_10, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %tmp_data_0_V_7520 = phi i32 [ 3205, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_0_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_7520"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %tmp_data_1_V_6818 = phi i32 [ -9292, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_6818"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %tmp_data_2_V_6816 = phi i32 [ 7202, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_2_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_6816"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %tmp_data_3_V_6814 = phi i32 [ 2486, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_6814"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %tmp_data_4_V_2912 = phi i32 [ -185, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_4_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_2912"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %tmp_data_5_V_2910 = phi i32 [ 14647, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_2910"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %tmp_data_6_V_298 = phi i32 [ 5851, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_6_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_298"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %tmp_data_7_V_296 = phi i32 [ -1201, %"nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_296"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:9  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str59) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:10  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:57  %acc_0_V = add i32 %trunc_ln, %tmp_data_0_V_7520

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:62  %acc_1_V = add i32 %trunc_ln708_4, %tmp_data_1_V_6818

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:67  %acc_2_V = add i32 %trunc_ln708_5, %tmp_data_2_V_6816

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:72  %acc_3_V = add i32 %trunc_ln708_6, %tmp_data_3_V_6814

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:77  %acc_4_V = add i32 %trunc_ln708_7, %tmp_data_4_V_2912

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:82  %acc_5_V = add i32 %trunc_ln708_8, %tmp_data_5_V_2910

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:87  %acc_6_V = add i32 %trunc_ln708_9, %tmp_data_6_V_298

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:92  %acc_7_V = add i32 %trunc_ln708_s, %tmp_data_7_V_296

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:93  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str59, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:96  %empty_256 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_end:0  %rend26_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([141 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_32_MC_AC_16_MC_A_4, i32 %rbegin25_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend26_i_i"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %res_V_data_0_V, i32* %res_V_data_1_V, i32* %res_V_data_2_V, i32* %res_V_data_3_V, i32* %res_V_data_4_V, i32* %res_V_data_5_V, i32* %res_V_data_6_V, i32* %res_V_data_7_V, i32 %acc_0_V, i32 %acc_1_V, i32 %acc_2_V, i32 %acc_3_V, i32 %acc_4_V, i32 %acc_5_V, i32 %acc_6_V, i32 %acc_7_V)

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln272_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.region_end:2  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln293 = icmp eq i32 %pX_8_load, 17

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln293, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln306 = add nsw i32 %pX_8_load, 1

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln306, i32* @pX_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln308 = add i32 %sX_8_load, 1

]]></Node>
<StgValue><ssdm name="add_ln308"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln308 = select i1 %icmp_ln272, i32 2, i32 %add_ln308

]]></Node>
<StgValue><ssdm name="select_ln308"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln297 = icmp eq i32 %pY_8_load, 17

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln297, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln301 = add nsw i32 %pY_8_load, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln301, i32* @pY_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
<literal name="icmp_ln272_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln303 = add i32 %sY_8_load, 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln303 = select i1 %icmp_ln272_4, i32 2, i32 %add_ln303

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln308, i32* @sX_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln308"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_output_buffer_2d<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
<literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln303, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_output_buffer_2d<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit.i:0  %icmp_ln78 = icmp eq i9 %indvar_flatten23, -189

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit.i:1  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit", label %.reset

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<32, 16, 5, 3, 0>, 4u>, array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config17>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
