
---------- Begin Simulation Statistics ----------
final_tick                                 1679617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 385880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698512                       # Number of bytes of host memory used
host_op_rate                                   387182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.59                       # Real time elapsed on the host
host_tick_rate                              648096378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1003421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001680                       # Number of seconds simulated
sim_ticks                                  1679617500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.629449                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    7119                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9413                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               741                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10113                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                152                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             293                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11851                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     502                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1000000                       # Number of instructions committed
system.cpu.committedOps                       1003421                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.359235                       # CPI: cycles per instruction
system.cpu.discardedOps                          2271                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             498660                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            366581                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           130632                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2177464                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297687                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          3359235                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  505151     50.34%     50.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                     35      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                8      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                 366388     36.51%     86.86% # Class of committed instruction
system.cpu.op_class_0::MemWrite                131839     13.14%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1003421                       # Class of committed instruction
system.cpu.tickCycles                         1181771                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        13919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                561                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14671                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14671                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       974848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  974848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15232                       # Request fanout histogram
system.membus.respLayer1.occupancy           80255500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            21163500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14671                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           555                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        43292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 44571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1820160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1866496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001892                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043458                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  15298     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     29      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           28459000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22159996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            832999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   73                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                       90                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  73                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                      90                       # number of overall hits
system.l2.demand_misses::.cpu.inst                482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14755                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15237                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               482                       # number of overall misses
system.l2.overall_misses::.cpu.data             14755                       # number of overall misses
system.l2.overall_misses::total                 15237                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1088632500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1124936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36303500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1088632500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1124936000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15327                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15327                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994128                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994128                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75318.464730                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73780.582853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73829.231476                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75318.464730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73780.582853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73829.231476                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31424500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    940857500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    972282000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31424500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    940857500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    972282000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.866667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.866667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993802                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65331.600832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63782.624907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63831.538866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65331.600832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63782.624907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63831.538866                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13668                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           14671                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14671                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1082085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1082085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73756.730966                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73756.730966                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        14671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    935375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    935375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63756.730966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63756.730966                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75318.464730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75318.464730                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31424500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31424500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.866667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65331.600832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65331.600832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           84                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              84                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.831683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.831683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77946.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77946.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           80                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5482500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5482500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.792079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68531.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68531.250000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7680.831946                       # Cycle average of tags in use
system.l2.tags.total_refs                       29212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15232                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.917805                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       474.005956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7206.825990                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.014466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.219935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.234400                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6241                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    248968                       # Number of tag accesses
system.l2.tags.data_accesses                   248968                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         944064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             974848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15232                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          18327982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         562070829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             580398811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     18327982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18327982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         18327982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        562070829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            580398811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               30889                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     59738750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   76160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               345338750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3921.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22671.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14028                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    810.116473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   683.430084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.170015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43      3.58%      3.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60      4.99%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      4.08%     12.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137     11.40%     24.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      2.58%     26.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      2.66%     29.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      2.25%     31.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      2.41%     33.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          794     66.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1202                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 974848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  974848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    580.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1679514500                       # Total gap between requests
system.mem_ctrls.avgGap                     110262.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       944064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 18327982.412662405521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 562070828.626160383224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11742750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    333596000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24413.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22615.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    92.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4262580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2258025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            54856620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     132147600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        406135830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        302964000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          902624655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.398935                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    780021750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     55900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    843695750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4333980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2303565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            53899860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     132147600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        390644940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        316008960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          899338905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.442686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    814162750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     55900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    809554750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        58931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            58931                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        58931                       # number of overall hits
system.cpu.icache.overall_hits::total           58931                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          555                       # number of overall misses
system.cpu.icache.overall_misses::total           555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38465000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38465000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38465000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38465000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59486                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59486                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009330                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009330                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009330                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009330                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69306.306306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69306.306306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69306.306306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69306.306306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37910000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37910000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37910000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009330                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009330                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009330                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009330                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68306.306306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68306.306306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68306.306306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68306.306306                       # average overall mshr miss latency
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        58931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           58931                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38465000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69306.306306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69306.306306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37910000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37910000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009330                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009330                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68306.306306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68306.306306                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           381.207372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               59486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               555                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            107.181982                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   381.207372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.744546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.744546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            119527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           119527                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       457357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           457357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       457381                       # number of overall hits
system.cpu.dcache.overall_hits::total          457381                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        29418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        29431                       # number of overall misses
system.cpu.dcache.overall_misses::total         29431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2164764000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2164764000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2164764000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2164764000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       486775                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       486775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       486812                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       486812                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060434                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060434                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060457                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73586.375688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73586.375688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73553.871768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73553.871768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13668                       # number of writebacks
system.cpu.dcache.writebacks::total             13668                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14770                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1110095500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1110095500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1110844000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1110844000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75204.627058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75204.627058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75209.478673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75209.478673                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13748                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       354955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          354955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       355053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       355053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68734.693878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68734.693878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        66700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        66700                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2158028000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2158028000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       131722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.222590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.222590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73602.592087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73602.592087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1104092500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1104092500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75256.799128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75256.799128                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           37                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           37                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.351351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.351351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       748500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       748500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.243243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.243243                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       150000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       150000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        75000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        75000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           967.189154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              472197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.965678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   967.189154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.944521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            988488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           988488                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1679617500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
