[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.log".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ForElab/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ForElab/top.v".
AST_DEBUG_BEGIN
Count: 417
LIB: work
FILE: ${SURELOG_DIR}/tests/ForElab/top.v
n<> u<416> t<Top_level_rule> c<1> l<1:1> el<69:1>
  n<> u<1> t<Null_rule> p<416> s<415> l<1:1>
  n<> u<415> t<Source_text> p<416> c<19> l<1:1> el<68:10>
    n<> u<19> t<Description> p<415> c<18> s<311> l<1:1> el<13:11>
      n<> u<18> t<Package_declaration> p<19> c<2> l<1:1> el<13:11>
        n<> u<2> t<PACKAGE> p<18> s<3> l<1:1> el<1:8>
        n<tlul_pkg> u<3> t<STRING_CONST> p<18> s<16> l<1:9> el<1:17>
        n<> u<16> t<Package_item> p<18> c<15> s<17> l<9:3> el<9:37>
          n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<9:3> el<9:37>
            n<> u<14> t<Parameter_declaration> p<15> c<4> l<9:3> el<9:36>
              n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<9:13> el<9:13>
              n<> u<13> t<Param_assignment_list> p<14> c<12> l<9:13> el<9:36>
                n<> u<12> t<Param_assignment> p<13> c<5> l<9:13> el<9:36>
                  n<ArbiterImpl> u<5> t<STRING_CONST> p<12> s<11> l<9:13> el<9:24>
                  n<> u<11> t<Constant_param_expression> p<12> c<10> l<9:27> el<9:36>
                    n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<9:27> el<9:36>
                      n<> u<9> t<Constant_expression> p<10> c<8> l<9:27> el<9:36>
                        n<> u<8> t<Constant_primary> p<9> c<7> l<9:27> el<9:36>
                          n<> u<7> t<Primary_literal> p<8> c<6> l<9:27> el<9:36>
                            n<"BINTREE"> u<6> t<STRING_LITERAL> p<7> l<9:27> el<9:36>
        n<> u<17> t<ENDPACKAGE> p<18> l<13:1> el<13:11>
    n<> u<311> t<Description> p<415> c<310> s<414> l<16:1> el<47:10>
      n<> u<310> t<Module_declaration> p<311> c<81> l<16:1> el<47:10>
        n<> u<81> t<Module_ansi_header> p<310> c<20> s<308> l<16:1> el<23:3>
          n<module> u<20> t<Module_keyword> p<81> s<21> l<16:1> el<16:7>
          n<prim_arbiter_tree> u<21> t<STRING_CONST> p<81> s<22> l<16:8> el<16:25>
          n<> u<22> t<Package_import_declaration_list> p<81> s<67> l<16:26> el<16:26>
          n<> u<67> t<Parameter_port_list> p<81> c<37> s<80> l<16:26> el<20:2>
            n<> u<37> t<Parameter_port_declaration> p<67> c<36> s<52> l<17:3> el<17:32>
              n<> u<36> t<Parameter_declaration> p<37> c<26> l<17:3> el<17:32>
                n<> u<26> t<Data_type_or_implicit> p<36> c<25> s<35> l<17:13> el<17:25>
                  n<> u<25> t<Data_type> p<26> c<23> l<17:13> el<17:25>
                    n<> u<23> t<IntegerAtomType_Int> p<25> s<24> l<17:13> el<17:16>
                    n<> u<24> t<Signing_Unsigned> p<25> l<17:17> el<17:25>
                n<> u<35> t<Param_assignment_list> p<36> c<34> l<17:26> el<17:32>
                  n<> u<34> t<Param_assignment> p<35> c<27> l<17:26> el<17:32>
                    n<N> u<27> t<STRING_CONST> p<34> s<33> l<17:26> el<17:27>
                    n<> u<33> t<Constant_param_expression> p<34> c<32> l<17:31> el<17:32>
                      n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<17:31> el<17:32>
                        n<> u<31> t<Constant_expression> p<32> c<30> l<17:31> el<17:32>
                          n<> u<30> t<Constant_primary> p<31> c<29> l<17:31> el<17:32>
                            n<> u<29> t<Primary_literal> p<30> c<28> l<17:31> el<17:32>
                              n<4> u<28> t<INT_CONST> p<29> l<17:31> el<17:32>
            n<> u<52> t<Parameter_port_declaration> p<67> c<51> s<66> l<18:3> el<18:33>
              n<> u<51> t<Parameter_declaration> p<52> c<41> l<18:3> el<18:33>
                n<> u<41> t<Data_type_or_implicit> p<51> c<40> s<50> l<18:13> el<18:25>
                  n<> u<40> t<Data_type> p<41> c<38> l<18:13> el<18:25>
                    n<> u<38> t<IntegerAtomType_Int> p<40> s<39> l<18:13> el<18:16>
                    n<> u<39> t<Signing_Unsigned> p<40> l<18:17> el<18:25>
                n<> u<50> t<Param_assignment_list> p<51> c<49> l<18:26> el<18:33>
                  n<> u<49> t<Param_assignment> p<50> c<42> l<18:26> el<18:33>
                    n<DW> u<42> t<STRING_CONST> p<49> s<48> l<18:26> el<18:28>
                    n<> u<48> t<Constant_param_expression> p<49> c<47> l<18:31> el<18:33>
                      n<> u<47> t<Constant_mintypmax_expression> p<48> c<46> l<18:31> el<18:33>
                        n<> u<46> t<Constant_expression> p<47> c<45> l<18:31> el<18:33>
                          n<> u<45> t<Constant_primary> p<46> c<44> l<18:31> el<18:33>
                            n<> u<44> t<Primary_literal> p<45> c<43> l<18:31> el<18:33>
                              n<32> u<43> t<INT_CONST> p<44> l<18:31> el<18:33>
            n<> u<66> t<Parameter_port_declaration> p<67> c<65> l<19:3> el<19:33>
              n<> u<65> t<Parameter_declaration> p<66> c<55> l<19:3> el<19:33>
                n<> u<55> t<Data_type_or_implicit> p<65> c<54> s<64> l<19:13> el<19:16>
                  n<> u<54> t<Data_type> p<55> c<53> l<19:13> el<19:16>
                    n<> u<53> t<IntVec_TypeBit> p<54> l<19:13> el<19:16>
                n<> u<64> t<Param_assignment_list> p<65> c<63> l<19:17> el<19:33>
                  n<> u<63> t<Param_assignment> p<64> c<56> l<19:17> el<19:33>
                    n<Lock> u<56> t<STRING_CONST> p<63> s<62> l<19:17> el<19:21>
                    n<> u<62> t<Constant_param_expression> p<63> c<61> l<19:29> el<19:33>
                      n<> u<61> t<Constant_mintypmax_expression> p<62> c<60> l<19:29> el<19:33>
                        n<> u<60> t<Constant_expression> p<61> c<59> l<19:29> el<19:33>
                          n<> u<59> t<Constant_primary> p<60> c<58> l<19:29> el<19:33>
                            n<> u<58> t<Primary_literal> p<59> c<57> l<19:29> el<19:33>
                              n<> u<57> t<Number_1Tickb1> p<58> l<19:29> el<19:33>
          n<> u<80> t<Port_declaration_list> p<81> c<73> l<20:3> el<23:2>
            n<> u<73> t<Ansi_port_declaration> p<80> c<71> s<79> l<21:3> el<21:14>
              n<> u<71> t<Net_port_header> p<73> c<68> s<72> l<21:3> el<21:8>
                n<> u<68> t<PortDir_Inp> p<71> s<70> l<21:3> el<21:8>
                n<> u<70> t<Net_port_type> p<71> c<69> l<21:9> el<21:9>
                  n<> u<69> t<Data_type_or_implicit> p<70> l<21:9> el<21:9>
              n<clk_i> u<72> t<STRING_CONST> p<73> l<21:9> el<21:14>
            n<> u<79> t<Ansi_port_declaration> p<80> c<77> l<22:3> el<22:15>
              n<> u<77> t<Net_port_header> p<79> c<74> s<78> l<22:3> el<22:8>
                n<> u<74> t<PortDir_Inp> p<77> s<76> l<22:3> el<22:8>
                n<> u<76> t<Net_port_type> p<77> c<75> l<22:9> el<22:9>
                  n<> u<75> t<Data_type_or_implicit> p<76> l<22:9> el<22:9>
              n<rst_ni> u<78> t<STRING_CONST> p<79> l<22:9> el<22:15>
        n<> u<308> t<Non_port_module_item> p<310> c<307> s<309> l<28:3> el<45:6>
          n<> u<307> t<Module_or_generate_item> p<308> c<306> l<28:3> el<45:6>
            n<> u<306> t<Module_common_item> p<307> c<305> l<28:3> el<45:6>
              n<> u<305> t<Conditional_generate_construct> p<306> c<304> l<28:3> el<45:6>
                n<> u<304> t<If_generate_construct> p<305> c<302> l<28:3> el<45:6>
                  n<> u<302> t<IF> p<304> s<91> l<28:3> el<28:5>
                  n<> u<91> t<Constant_expression> p<304> c<85> s<116> l<28:7> el<28:13>
                    n<> u<85> t<Constant_expression> p<91> c<84> s<90> l<28:7> el<28:8>
                      n<> u<84> t<Constant_primary> p<85> c<83> l<28:7> el<28:8>
                        n<> u<83> t<Primary_literal> p<84> c<82> l<28:7> el<28:8>
                          n<N> u<82> t<STRING_CONST> p<83> l<28:7> el<28:8>
                    n<> u<90> t<BinOp_Equiv> p<91> s<89> l<28:9> el<28:11>
                    n<> u<89> t<Constant_expression> p<91> c<88> l<28:12> el<28:13>
                      n<> u<88> t<Constant_primary> p<89> c<87> l<28:12> el<28:13>
                        n<> u<87> t<Primary_literal> p<88> c<86> l<28:12> el<28:13>
                          n<1> u<86> t<INT_CONST> p<87> l<28:12> el<28:13>
                  n<> u<116> t<Generate_item> p<304> c<115> s<303> l<28:15> el<32:6>
                    n<> u<115> t<Generate_begin_end_block> p<116> c<92> l<28:15> el<32:6>
                      n<gen_degenerate_case> u<92> t<STRING_CONST> p<115> s<113> l<28:23> el<28:42>
                      n<> u<113> t<Generate_item> p<115> c<112> s<114> l<30:5> el<30:32>
                        n<> u<112> t<Module_or_generate_item> p<113> c<111> l<30:5> el<30:32>
                          n<> u<111> t<Module_common_item> p<112> c<110> l<30:5> el<30:32>
                            n<> u<110> t<Continuous_assign> p<111> c<109> l<30:5> el<30:32>
                              n<> u<109> t<Net_assignment_list> p<110> c<108> l<30:12> el<30:31>
                                n<> u<108> t<Net_assignment> p<109> c<97> l<30:12> el<30:31>
                                  n<> u<97> t<Net_lvalue> p<108> c<94> s<107> l<30:12> el<30:19>
                                    n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<30:12> el<30:19>
                                      n<valid_o> u<93> t<STRING_CONST> p<94> l<30:12> el<30:19>
                                    n<> u<96> t<Constant_select> p<97> c<95> l<30:21> el<30:21>
                                      n<> u<95> t<Constant_bit_select> p<96> l<30:21> el<30:21>
                                  n<> u<107> t<Expression> p<108> c<106> l<30:23> el<30:31>
                                    n<> u<106> t<Primary> p<107> c<105> l<30:23> el<30:31>
                                      n<> u<105> t<Complex_func_call> p<106> c<98> l<30:23> el<30:31>
                                        n<req_i> u<98> t<STRING_CONST> p<105> s<104> l<30:23> el<30:28>
                                        n<> u<104> t<Select> p<105> c<103> l<30:28> el<30:31>
                                          n<> u<103> t<Bit_select> p<104> c<102> l<30:28> el<30:31>
                                            n<> u<102> t<Expression> p<103> c<101> l<30:29> el<30:30>
                                              n<> u<101> t<Primary> p<102> c<100> l<30:29> el<30:30>
                                                n<> u<100> t<Primary_literal> p<101> c<99> l<30:29> el<30:30>
                                                  n<0> u<99> t<INT_CONST> p<100> l<30:29> el<30:30>
                      n<> u<114> t<END> p<115> l<32:3> el<32:6>
                  n<> u<303> t<ELSE> p<304> s<301> l<32:7> el<32:11>
                  n<> u<301> t<Generate_item> p<304> c<300> l<32:12> el<45:6>
                    n<> u<300> t<Generate_begin_end_block> p<301> c<117> l<32:12> el<45:6>
                      n<gen_normal_case> u<117> t<STRING_CONST> p<300> s<142> l<32:20> el<32:35>
                      n<> u<142> t<Generate_item> p<300> c<141> s<170> l<34:5> el<34:50>
                        n<> u<141> t<Module_or_generate_item> p<142> c<140> l<34:5> el<34:50>
                          n<> u<140> t<Module_common_item> p<141> c<139> l<34:5> el<34:50>
                            n<> u<139> t<Module_or_generate_item_declaration> p<140> c<138> l<34:5> el<34:50>
                              n<> u<138> t<Package_or_generate_item_declaration> p<139> c<137> l<34:5> el<34:50>
                                n<> u<137> t<Local_parameter_declaration> p<138> c<121> l<34:5> el<34:49>
                                  n<> u<121> t<Data_type_or_implicit> p<137> c<120> s<136> l<34:16> el<34:28>
                                    n<> u<120> t<Data_type> p<121> c<118> l<34:16> el<34:28>
                                      n<> u<118> t<IntegerAtomType_Int> p<120> s<119> l<34:16> el<34:19>
                                      n<> u<119> t<Signing_Unsigned> p<120> l<34:20> el<34:28>
                                  n<> u<136> t<Param_assignment_list> p<137> c<135> l<34:29> el<34:49>
                                    n<> u<135> t<Param_assignment> p<136> c<122> l<34:29> el<34:49>
                                      n<N_LEVELS> u<122> t<STRING_CONST> p<135> s<134> l<34:29> el<34:37>
                                      n<> u<134> t<Constant_param_expression> p<135> c<133> l<34:40> el<34:49>
                                        n<> u<133> t<Constant_mintypmax_expression> p<134> c<132> l<34:40> el<34:49>
                                          n<> u<132> t<Constant_expression> p<133> c<131> l<34:40> el<34:49>
                                            n<> u<131> t<Constant_primary> p<132> c<130> l<34:40> el<34:49>
                                              n<> u<130> t<Subroutine_call> p<131> c<123> l<34:40> el<34:49>
                                                n<> u<123> t<Dollar_keyword> p<130> s<124> l<34:40> el<34:41>
                                                n<clog2> u<124> t<STRING_CONST> p<130> s<129> l<34:41> el<34:46>
                                                n<> u<129> t<Argument_list> p<130> c<128> l<34:47> el<34:48>
                                                  n<> u<128> t<Expression> p<129> c<127> l<34:47> el<34:48>
                                                    n<> u<127> t<Primary> p<128> c<126> l<34:47> el<34:48>
                                                      n<> u<126> t<Primary_literal> p<127> c<125> l<34:47> el<34:48>
                                                        n<N> u<125> t<STRING_CONST> p<126> l<34:47> el<34:48>
                      n<> u<170> t<Generate_item> p<300> c<169> s<298> l<35:5> el<35:51>
                        n<> u<169> t<Module_or_generate_item> p<170> c<168> l<35:5> el<35:51>
                          n<> u<168> t<Module_common_item> p<169> c<167> l<35:5> el<35:51>
                            n<> u<167> t<Module_or_generate_item_declaration> p<168> c<166> l<35:5> el<35:51>
                              n<> u<166> t<Package_or_generate_item_declaration> p<167> c<165> l<35:5> el<35:51>
                                n<> u<165> t<Data_declaration> p<166> c<164> l<35:5> el<35:51>
                                  n<> u<164> t<Variable_declaration> p<165> c<160> l<35:5> el<35:51>
                                    n<> u<160> t<Data_type> p<164> c<143> s<163> l<35:5> el<35:18>
                                      n<> u<143> t<IntVec_TypeLogic> p<160> s<159> l<35:5> el<35:10>
                                      n<> u<159> t<Packed_dimension> p<160> c<158> l<35:11> el<35:18>
                                        n<> u<158> t<Constant_range> p<159> c<153> l<35:12> el<35:17>
                                          n<> u<153> t<Constant_expression> p<158> c<147> s<157> l<35:12> el<35:15>
                                            n<> u<147> t<Constant_expression> p<153> c<146> s<152> l<35:12> el<35:13>
                                              n<> u<146> t<Constant_primary> p<147> c<145> l<35:12> el<35:13>
                                                n<> u<145> t<Primary_literal> p<146> c<144> l<35:12> el<35:13>
                                                  n<N> u<144> t<STRING_CONST> p<145> l<35:12> el<35:13>
                                            n<> u<152> t<BinOp_Minus> p<153> s<151> l<35:13> el<35:14>
                                            n<> u<151> t<Constant_expression> p<153> c<150> l<35:14> el<35:15>
                                              n<> u<150> t<Constant_primary> p<151> c<149> l<35:14> el<35:15>
                                                n<> u<149> t<Primary_literal> p<150> c<148> l<35:14> el<35:15>
                                                  n<1> u<148> t<INT_CONST> p<149> l<35:14> el<35:15>
                                          n<> u<157> t<Constant_expression> p<158> c<156> l<35:16> el<35:17>
                                            n<> u<156> t<Constant_primary> p<157> c<155> l<35:16> el<35:17>
                                              n<> u<155> t<Primary_literal> p<156> c<154> l<35:16> el<35:17>
                                                n<0> u<154> t<INT_CONST> p<155> l<35:16> el<35:17>
                                    n<> u<163> t<Variable_decl_assignment_list> p<164> c<162> l<35:47> el<35:50>
                                      n<> u<162> t<Variable_decl_assignment> p<163> c<161> l<35:47> el<35:50>
                                        n<req> u<161> t<STRING_CONST> p<162> l<35:47> el<35:50>
                      n<> u<298> t<Generate_item> p<300> c<297> s<299> l<37:5> el<43:19>
                        n<> u<297> t<Module_or_generate_item> p<298> c<296> l<37:5> el<43:19>
                          n<> u<296> t<Module_common_item> p<297> c<295> l<37:5> el<43:19>
                            n<> u<295> t<Loop_generate_construct> p<296> c<176> l<37:5> el<43:19>
                              n<> u<176> t<Genvar_initialization> p<295> c<171> s<192> l<37:10> el<37:26>
                                n<level> u<171> t<STRING_CONST> p<176> s<175> l<37:17> el<37:22>
                                n<> u<175> t<Constant_expression> p<176> c<174> l<37:25> el<37:26>
                                  n<> u<174> t<Constant_primary> p<175> c<173> l<37:25> el<37:26>
                                    n<> u<173> t<Primary_literal> p<174> c<172> l<37:25> el<37:26>
                                      n<0> u<172> t<INT_CONST> p<173> l<37:25> el<37:26>
                              n<> u<192> t<Constant_expression> p<295> c<180> s<195> l<37:28> el<37:46>
                                n<> u<180> t<Constant_expression> p<192> c<179> s<191> l<37:28> el<37:33>
                                  n<> u<179> t<Constant_primary> p<180> c<178> l<37:28> el<37:33>
                                    n<> u<178> t<Primary_literal> p<179> c<177> l<37:28> el<37:33>
                                      n<level> u<177> t<STRING_CONST> p<178> l<37:28> el<37:33>
                                n<> u<191> t<BinOp_Less> p<192> s<190> l<37:34> el<37:35>
                                n<> u<190> t<Constant_expression> p<192> c<184> l<37:36> el<37:46>
                                  n<> u<184> t<Constant_expression> p<190> c<183> s<189> l<37:36> el<37:44>
                                    n<> u<183> t<Constant_primary> p<184> c<182> l<37:36> el<37:44>
                                      n<> u<182> t<Primary_literal> p<183> c<181> l<37:36> el<37:44>
                                        n<N_LEVELS> u<181> t<STRING_CONST> p<182> l<37:36> el<37:44>
                                  n<> u<189> t<BinOp_Plus> p<190> s<188> l<37:44> el<37:45>
                                  n<> u<188> t<Constant_expression> p<190> c<187> l<37:45> el<37:46>
                                    n<> u<187> t<Constant_primary> p<188> c<186> l<37:45> el<37:46>
                                      n<> u<186> t<Primary_literal> p<187> c<185> l<37:45> el<37:46>
                                        n<1> u<185> t<INT_CONST> p<186> l<37:45> el<37:46>
                              n<> u<195> t<Genvar_iteration> p<295> c<193> s<294> l<37:48> el<37:55>
                                n<level> u<193> t<STRING_CONST> p<195> s<194> l<37:48> el<37:53>
                                n<> u<194> t<IncDec_PlusPlus> p<195> l<37:53> el<37:55>
                              n<> u<294> t<Generate_item> p<295> c<293> l<37:57> el<43:19>
                                n<> u<293> t<Generate_begin_end_block> p<294> c<196> l<37:57> el<43:19>
                                  n<gen_tree> u<196> t<STRING_CONST> p<293> s<229> l<37:65> el<37:73>
                                  n<> u<229> t<Generate_item> p<293> c<228> s<270> l<39:7> el<39:52>
                                    n<> u<228> t<Module_or_generate_item> p<229> c<227> l<39:7> el<39:52>
                                      n<> u<227> t<Module_common_item> p<228> c<226> l<39:7> el<39:52>
                                        n<> u<226> t<Module_or_generate_item_declaration> p<227> c<225> l<39:7> el<39:52>
                                          n<> u<225> t<Package_or_generate_item_declaration> p<226> c<224> l<39:7> el<39:52>
                                            n<> u<224> t<Local_parameter_declaration> p<225> c<200> l<39:7> el<39:51>
                                              n<> u<200> t<Data_type_or_implicit> p<224> c<199> s<223> l<39:18> el<39:30>
                                                n<> u<199> t<Data_type> p<200> c<197> l<39:18> el<39:30>
                                                  n<> u<197> t<IntegerAtomType_Int> p<199> s<198> l<39:18> el<39:21>
                                                  n<> u<198> t<Signing_Unsigned> p<199> l<39:22> el<39:30>
                                              n<> u<223> t<Param_assignment_list> p<224> c<222> l<39:31> el<39:51>
                                                n<> u<222> t<Param_assignment> p<223> c<201> l<39:31> el<39:51>
                                                  n<base0> u<201> t<STRING_CONST> p<222> s<221> l<39:31> el<39:36>
                                                  n<> u<221> t<Constant_param_expression> p<222> c<220> l<39:39> el<39:51>
                                                    n<> u<220> t<Constant_mintypmax_expression> p<221> c<219> l<39:39> el<39:51>
                                                      n<> u<219> t<Constant_expression> p<220> c<213> l<39:39> el<39:51>
                                                        n<> u<213> t<Constant_expression> p<219> c<212> s<218> l<39:39> el<39:49>
                                                          n<> u<212> t<Constant_primary> p<213> c<211> l<39:39> el<39:49>
                                                            n<> u<211> t<Constant_expression> p<212> c<205> l<39:40> el<39:48>
                                                              n<> u<205> t<Constant_expression> p<211> c<204> s<210> l<39:40> el<39:41>
                                                                n<> u<204> t<Constant_primary> p<205> c<203> l<39:40> el<39:41>
                                                                  n<> u<203> t<Primary_literal> p<204> c<202> l<39:40> el<39:41>
                                                                    n<2> u<202> t<INT_CONST> p<203> l<39:40> el<39:41>
                                                              n<> u<210> t<BinOp_MultMult> p<211> s<209> l<39:41> el<39:43>
                                                              n<> u<209> t<Constant_expression> p<211> c<208> l<39:43> el<39:48>
                                                                n<> u<208> t<Constant_primary> p<209> c<207> l<39:43> el<39:48>
                                                                  n<> u<207> t<Primary_literal> p<208> c<206> l<39:43> el<39:48>
                                                                    n<level> u<206> t<STRING_CONST> p<207> l<39:43> el<39:48>
                                                        n<> u<218> t<BinOp_Minus> p<219> s<217> l<39:49> el<39:50>
                                                        n<> u<217> t<Constant_expression> p<219> c<216> l<39:50> el<39:51>
                                                          n<> u<216> t<Constant_primary> p<217> c<215> l<39:50> el<39:51>
                                                            n<> u<215> t<Primary_literal> p<216> c<214> l<39:50> el<39:51>
                                                              n<1> u<214> t<INT_CONST> p<215> l<39:50> el<39:51>
                                  n<> u<270> t<Generate_item> p<293> c<269> s<290> l<40:7> el<40:56>
                                    n<> u<269> t<Module_or_generate_item> p<270> c<268> l<40:7> el<40:56>
                                      n<> u<268> t<Module_common_item> p<269> c<267> l<40:7> el<40:56>
                                        n<> u<267> t<Module_or_generate_item_declaration> p<268> c<266> l<40:7> el<40:56>
                                          n<> u<266> t<Package_or_generate_item_declaration> p<267> c<265> l<40:7> el<40:56>
                                            n<> u<265> t<Local_parameter_declaration> p<266> c<233> l<40:7> el<40:55>
                                              n<> u<233> t<Data_type_or_implicit> p<265> c<232> s<264> l<40:18> el<40:30>
                                                n<> u<232> t<Data_type> p<233> c<230> l<40:18> el<40:30>
                                                  n<> u<230> t<IntegerAtomType_Int> p<232> s<231> l<40:18> el<40:21>
                                                  n<> u<231> t<Signing_Unsigned> p<232> l<40:22> el<40:30>
                                              n<> u<264> t<Param_assignment_list> p<265> c<263> l<40:31> el<40:55>
                                                n<> u<263> t<Param_assignment> p<264> c<234> l<40:31> el<40:55>
                                                  n<base1> u<234> t<STRING_CONST> p<263> s<262> l<40:31> el<40:36>
                                                  n<> u<262> t<Constant_param_expression> p<263> c<261> l<40:39> el<40:55>
                                                    n<> u<261> t<Constant_mintypmax_expression> p<262> c<260> l<40:39> el<40:55>
                                                      n<> u<260> t<Constant_expression> p<261> c<254> l<40:39> el<40:55>
                                                        n<> u<254> t<Constant_expression> p<260> c<253> s<259> l<40:39> el<40:53>
                                                          n<> u<253> t<Constant_primary> p<254> c<252> l<40:39> el<40:53>
                                                            n<> u<252> t<Constant_expression> p<253> c<238> l<40:40> el<40:52>
                                                              n<> u<238> t<Constant_expression> p<252> c<237> s<251> l<40:40> el<40:41>
                                                                n<> u<237> t<Constant_primary> p<238> c<236> l<40:40> el<40:41>
                                                                  n<> u<236> t<Primary_literal> p<237> c<235> l<40:40> el<40:41>
                                                                    n<2> u<235> t<INT_CONST> p<236> l<40:40> el<40:41>
                                                              n<> u<251> t<BinOp_MultMult> p<252> s<250> l<40:41> el<40:43>
                                                              n<> u<250> t<Constant_expression> p<252> c<249> l<40:43> el<40:52>
                                                                n<> u<249> t<Constant_primary> p<250> c<248> l<40:43> el<40:52>
                                                                  n<> u<248> t<Constant_expression> p<249> c<242> l<40:44> el<40:51>
                                                                    n<> u<242> t<Constant_expression> p<248> c<241> s<247> l<40:44> el<40:49>
                                                                      n<> u<241> t<Constant_primary> p<242> c<240> l<40:44> el<40:49>
                                                                        n<> u<240> t<Primary_literal> p<241> c<239> l<40:44> el<40:49>
                                                                          n<level> u<239> t<STRING_CONST> p<240> l<40:44> el<40:49>
                                                                    n<> u<247> t<BinOp_Plus> p<248> s<246> l<40:49> el<40:50>
                                                                    n<> u<246> t<Constant_expression> p<248> c<245> l<40:50> el<40:51>
                                                                      n<> u<245> t<Constant_primary> p<246> c<244> l<40:50> el<40:51>
                                                                        n<> u<244> t<Primary_literal> p<245> c<243> l<40:50> el<40:51>
                                                                          n<1> u<243> t<INT_CONST> p<244> l<40:50> el<40:51>
                                                        n<> u<259> t<BinOp_Minus> p<260> s<258> l<40:53> el<40:54>
                                                        n<> u<258> t<Constant_expression> p<260> c<257> l<40:54> el<40:55>
                                                          n<> u<257> t<Constant_primary> p<258> c<256> l<40:54> el<40:55>
                                                            n<> u<256> t<Primary_literal> p<257> c<255> l<40:54> el<40:55>
                                                              n<1> u<255> t<INT_CONST> p<256> l<40:54> el<40:55>
                                  n<> u<290> t<Generate_item> p<293> c<289> s<292> l<41:7> el<41:23>
                                    n<> u<289> t<Module_or_generate_item> p<290> c<288> l<41:7> el<41:23>
                                      n<> u<288> t<Gate_instantiation> p<289> c<271> l<41:7> el<41:23>
                                        n<> u<271> t<NInpGate_Or> p<288> s<287> l<41:7> el<41:9>
                                        n<> u<287> t<N_input_gate_instance> p<288> c<273> l<41:10> el<41:22>
                                          n<> u<273> t<Name_of_instance> p<287> c<272> s<278> l<41:10> el<41:14>
                                            n<gate> u<272> t<STRING_CONST> p<273> l<41:10> el<41:14>
                                          n<> u<278> t<Net_lvalue> p<287> c<275> s<282> l<41:16> el<41:17>
                                            n<> u<275> t<Ps_or_hierarchical_identifier> p<278> c<274> s<277> l<41:16> el<41:17>
                                              n<a> u<274> t<STRING_CONST> p<275> l<41:16> el<41:17>
                                            n<> u<277> t<Constant_select> p<278> c<276> l<41:17> el<41:17>
                                              n<> u<276> t<Constant_bit_select> p<277> l<41:17> el<41:17>
                                          n<> u<282> t<Expression> p<287> c<281> s<286> l<41:18> el<41:19>
                                            n<> u<281> t<Primary> p<282> c<280> l<41:18> el<41:19>
                                              n<> u<280> t<Primary_literal> p<281> c<279> l<41:18> el<41:19>
                                                n<b> u<279> t<STRING_CONST> p<280> l<41:18> el<41:19>
                                          n<> u<286> t<Expression> p<287> c<285> l<41:20> el<41:21>
                                            n<> u<285> t<Primary> p<286> c<284> l<41:20> el<41:21>
                                              n<> u<284> t<Primary_literal> p<285> c<283> l<41:20> el<41:21>
                                                n<o> u<283> t<STRING_CONST> p<284> l<41:20> el<41:21>
                                  n<> u<292> t<END> p<293> s<291> l<43:5> el<43:8>
                                  n<gen_tree> u<291> t<STRING_CONST> p<293> l<43:11> el<43:19>
                      n<> u<299> t<END> p<300> l<45:3> el<45:6>
        n<> u<309> t<ENDMODULE> p<310> l<47:1> el<47:10>
    n<> u<414> t<Description> p<415> c<413> l<49:1> el<68:10>
      n<> u<413> t<Module_declaration> p<414> c<317> l<49:1> el<68:10>
        n<> u<317> t<Module_nonansi_header> p<413> c<312> s<411> l<49:1> el<49:30>
          n<module> u<312> t<Module_keyword> p<317> s<313> l<49:1> el<49:7>
          n<tlul_socket_m1> u<313> t<STRING_CONST> p<317> s<314> l<49:8> el<49:22>
          n<> u<314> t<Package_import_declaration_list> p<317> s<315> l<49:23> el<49:23>
          n<> u<315> t<Parameter_port_list> p<317> s<316> l<49:23> el<49:26>
          n<> u<316> t<Port_list> p<317> l<49:27> el<49:29>
        n<> u<411> t<Module_item> p<413> c<410> s<412> l<52:3> el<64:6>
          n<> u<410> t<Non_port_module_item> p<411> c<409> l<52:3> el<64:6>
            n<> u<409> t<Module_or_generate_item> p<410> c<408> l<52:3> el<64:6>
              n<> u<408> t<Module_common_item> p<409> c<407> l<52:3> el<64:6>
                n<> u<407> t<Conditional_generate_construct> p<408> c<406> l<52:3> el<64:6>
                  n<> u<406> t<If_generate_construct> p<407> c<404> l<52:3> el<64:6>
                    n<> u<404> t<IF> p<406> s<330> l<52:3> el<52:5>
                    n<> u<330> t<Constant_expression> p<406> c<324> s<334> l<52:7> el<52:37>
                      n<> u<324> t<Constant_expression> p<330> c<323> s<329> l<52:7> el<52:28>
                        n<> u<323> t<Constant_primary> p<324> c<319> l<52:7> el<52:28>
                          n<> u<319> t<Package_scope> p<323> c<318> s<320> l<52:7> el<52:17>
                            n<tlul_pkg> u<318> t<STRING_CONST> p<319> l<52:7> el<52:15>
                          n<ArbiterImpl> u<320> t<STRING_CONST> p<323> s<322> l<52:17> el<52:28>
                          n<> u<322> t<Constant_select> p<323> c<321> l<52:29> el<52:29>
                            n<> u<321> t<Constant_bit_select> p<322> l<52:29> el<52:29>
                      n<> u<329> t<BinOp_Equiv> p<330> s<328> l<52:29> el<52:31>
                      n<> u<328> t<Constant_expression> p<330> c<327> l<52:32> el<52:37>
                        n<> u<327> t<Constant_primary> p<328> c<326> l<52:32> el<52:37>
                          n<> u<326> t<Primary_literal> p<327> c<325> l<52:32> el<52:37>
                            n<"PPC"> u<325> t<STRING_LITERAL> p<326> l<52:32> el<52:37>
                    n<> u<334> t<Generate_item> p<406> c<333> s<405> l<52:39> el<54:6>
                      n<> u<333> t<Generate_begin_end_block> p<334> c<331> l<52:39> el<54:6>
                        n<gen_arb_ppc> u<331> t<STRING_CONST> p<333> s<332> l<52:47> el<52:58>
                        n<> u<332> t<END> p<333> l<54:3> el<54:6>
                    n<> u<405> t<ELSE> p<406> s<403> l<54:7> el<54:11>
                    n<> u<403> t<Generate_item> p<406> c<402> l<54:12> el<64:6>
                      n<> u<402> t<Module_or_generate_item> p<403> c<401> l<54:12> el<64:6>
                        n<> u<401> t<Module_common_item> p<402> c<400> l<54:12> el<64:6>
                          n<> u<400> t<Conditional_generate_construct> p<401> c<399> l<54:12> el<64:6>
                            n<> u<399> t<If_generate_construct> p<400> c<397> l<54:12> el<64:6>
                              n<> u<397> t<IF> p<399> s<347> l<54:12> el<54:14>
                              n<> u<347> t<Constant_expression> p<399> c<341> s<392> l<54:16> el<54:50>
                                n<> u<341> t<Constant_expression> p<347> c<340> s<346> l<54:16> el<54:37>
                                  n<> u<340> t<Constant_primary> p<341> c<336> l<54:16> el<54:37>
                                    n<> u<336> t<Package_scope> p<340> c<335> s<337> l<54:16> el<54:26>
                                      n<tlul_pkg> u<335> t<STRING_CONST> p<336> l<54:16> el<54:24>
                                    n<ArbiterImpl> u<337> t<STRING_CONST> p<340> s<339> l<54:26> el<54:37>
                                    n<> u<339> t<Constant_select> p<340> c<338> l<54:38> el<54:38>
                                      n<> u<338> t<Constant_bit_select> p<339> l<54:38> el<54:38>
                                n<> u<346> t<BinOp_Equiv> p<347> s<345> l<54:38> el<54:40>
                                n<> u<345> t<Constant_expression> p<347> c<344> l<54:41> el<54:50>
                                  n<> u<344> t<Constant_primary> p<345> c<343> l<54:41> el<54:50>
                                    n<> u<343> t<Primary_literal> p<344> c<342> l<54:41> el<54:50>
                                      n<"BINTREE"> u<342> t<STRING_LITERAL> p<343> l<54:41> el<54:50>
                              n<> u<392> t<Generate_item> p<399> c<391> s<398> l<54:52> el<62:6>
                                n<> u<391> t<Generate_begin_end_block> p<392> c<348> l<54:52> el<62:6>
                                  n<gen_tree_arb> u<348> t<STRING_CONST> p<391> s<389> l<54:60> el<54:72>
                                  n<> u<389> t<Generate_item> p<391> c<388> s<390> l<55:5> el<61:7>
                                    n<> u<388> t<Module_or_generate_item> p<389> c<387> l<55:5> el<61:7>
                                      n<> u<387> t<Module_instantiation> p<388> c<349> l<55:5> el<61:7>
                                        n<prim_arbiter_tree> u<349> t<STRING_CONST> p<387> s<378> l<55:5> el<55:22>
                                        n<> u<378> t<Parameter_value_assignment> p<387> c<377> s<386> l<55:23> el<58:6>
                                          n<> u<377> t<Parameter_assignment_list> p<378> c<357> l<56:7> el<57:42>
                                            n<> u<357> t<Named_parameter_assignment> p<377> c<350> s<376> l<56:7> el<56:18>
                                              n<N> u<350> t<STRING_CONST> p<357> s<356> l<56:8> el<56:9>
                                              n<> u<356> t<Param_expression> p<357> c<355> l<56:16> el<56:17>
                                                n<> u<355> t<Mintypmax_expression> p<356> c<354> l<56:16> el<56:17>
                                                  n<> u<354> t<Expression> p<355> c<353> l<56:16> el<56:17>
                                                    n<> u<353> t<Primary> p<354> c<352> l<56:16> el<56:17>
                                                      n<> u<352> t<Primary_literal> p<353> c<351> l<56:16> el<56:17>
                                                        n<4> u<351> t<INT_CONST> p<352> l<56:16> el<56:17>
                                            n<> u<376> t<Named_parameter_assignment> p<377> c<358> l<57:7> el<57:42>
                                              n<DW> u<358> t<STRING_CONST> p<376> s<375> l<57:8> el<57:10>
                                              n<> u<375> t<Param_expression> p<376> c<374> l<57:16> el<57:41>
                                                n<> u<374> t<Mintypmax_expression> p<375> c<373> l<57:16> el<57:41>
                                                  n<> u<373> t<Expression> p<374> c<372> l<57:16> el<57:41>
                                                    n<> u<372> t<Primary> p<373> c<371> l<57:16> el<57:41>
                                                      n<> u<371> t<Complex_func_call> p<372> c<359> l<57:16> el<57:41>
                                                        n<> u<359> t<Dollar_keyword> p<371> s<360> l<57:16> el<57:17>
                                                        n<bits> u<360> t<STRING_CONST> p<371> s<370> l<57:17> el<57:21>
                                                        n<> u<370> t<Argument_list> p<371> c<369> l<57:22> el<57:40>
                                                          n<> u<369> t<Expression> p<370> c<368> l<57:22> el<57:40>
                                                            n<> u<368> t<Primary> p<369> c<367> l<57:22> el<57:40>
                                                              n<> u<367> t<Complex_func_call> p<368> c<363> l<57:22> el<57:40>
                                                                n<> u<363> t<Class_scope> p<367> c<362> s<364> l<57:22> el<57:32>
                                                                  n<> u<362> t<Class_type> p<363> c<361> l<57:22> el<57:30>
                                                                    n<tlul_pkg> u<361> t<STRING_CONST> p<362> l<57:22> el<57:30>
                                                                n<tl_h2d_t> u<364> t<STRING_CONST> p<367> s<366> l<57:32> el<57:40>
                                                                n<> u<366> t<Select> p<367> c<365> l<57:40> el<57:40>
                                                                  n<> u<365> t<Bit_select> p<366> l<57:40> el<57:40>
                                        n<> u<386> t<Hierarchical_instance> p<387> c<380> l<58:7> el<61:6>
                                          n<> u<380> t<Name_of_instance> p<386> c<379> s<385> l<58:7> el<58:15>
                                            n<u_reqarb> u<379> t<STRING_CONST> p<380> l<58:7> el<58:15>
                                          n<> u<385> t<Port_connection_list> p<386> c<382> l<59:7> el<60:14>
                                            n<> u<382> t<Named_port_connection> p<385> c<381> s<384> l<59:7> el<59:13>
                                              n<clk_i> u<381> t<STRING_CONST> p<382> l<59:8> el<59:13>
                                            n<> u<384> t<Named_port_connection> p<385> c<383> l<60:7> el<60:14>
                                              n<rst_ni> u<383> t<STRING_CONST> p<384> l<60:8> el<60:14>
                                  n<> u<390> t<END> p<391> l<62:3> el<62:6>
                              n<> u<398> t<ELSE> p<399> s<396> l<62:7> el<62:11>
                              n<> u<396> t<Generate_item> p<399> c<395> l<62:12> el<64:6>
                                n<> u<395> t<Generate_begin_end_block> p<396> c<393> l<62:12> el<64:6>
                                  n<gen_unknown> u<393> t<STRING_CONST> p<395> s<394> l<62:20> el<62:31>
                                  n<> u<394> t<END> p<395> l<64:3> el<64:6>
        n<> u<412> t<ENDMODULE> p<413> l<68:1> el<68:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: No timescale set for "tlul_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: No timescale set for "prim_arbiter_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: No timescale set for "tlul_socket_m1".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: Compile module "work@prim_arbiter_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Compile module "work@tlul_socket_m1".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  7
BitSelect                                              1
BitTypespec                                            1
Constant                                              19
ContAssign                                             1
Design                                                 1
GenFor                                                 1
GenIfElse                                              3
Identifier                                            10
IntTypespec                                            5
LogicNet                                               3
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         2
Operation                                             12
Package                                                1
ParamAssign                                            7
Parameter                                              7
Port                                                   4
Range                                                  1
RefModule                                              1
RefObj                                                13
RefTypespec                                            8
RefVar                                                 1
SourceFile                                             1
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ForElab/top.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (tlul_pkg)
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiName:tlul_pkg
  |vpiParameter:
  \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_ParamAssign: , line:9:13, endln:9:36
    |vpiParent:
    \_Package: tlul_pkg (tlul_pkg), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_Constant: , line:9:27, endln:9:36
      |vpiParent:
      \_ParamAssign: , line:9:13, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
  |vpiDefName:tlul_pkg
|vpiAllModules:
\_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@prim_arbiter_tree)
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:work@prim_arbiter_tree
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.N), line:17:13, endln:17:25
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
      |vpiFullName:work@prim_arbiter_tree.N
      |vpiActual:
      \_IntTypespec: 
    |vpiName:N
    |vpiFullName:work@prim_arbiter_tree.N
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:32
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.DW), line:18:13, endln:18:25
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33
      |vpiFullName:work@prim_arbiter_tree.DW
      |vpiActual:
      \_IntTypespec: 
    |vpiName:DW
    |vpiFullName:work@prim_arbiter_tree.DW
  |vpiParameter:
  \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |BIN:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_arbiter_tree.Lock), line:19:13, endln:19:16
      |vpiParent:
      \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33
      |vpiFullName:work@prim_arbiter_tree.Lock
      |vpiActual:
      \_BitTypespec: 
    |vpiName:Lock
    |vpiFullName:work@prim_arbiter_tree.Lock
  |vpiParamAssign:
  \_ParamAssign: , line:17:26, endln:17:32
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:17:31, endln:17:32
      |vpiParent:
      \_ParamAssign: , line:17:26, endln:17:32
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
  |vpiParamAssign:
  \_ParamAssign: , line:18:26, endln:18:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:18:31, endln:18:33
      |vpiParent:
      \_ParamAssign: , line:18:26, endln:18:33
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:33
  |vpiParamAssign:
  \_ParamAssign: , line:19:17, endln:19:33
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_Constant: , line:19:29, endln:19:33
      |vpiParent:
      \_ParamAssign: , line:19:17, endln:19:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:33
  |vpiInternalScope:
  \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:
    \_Identifier: (gen_degenerate_case)
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiName:gen_degenerate_case
    |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case
    |vpiImportTypespec:
    \_LogicNet: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiName:req_i
      |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.req_i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiName:valid_o
      |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.valid_o
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:30:12, endln:30:31
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
      |vpiRhs:
      \_BitSelect: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
        |vpiParent:
        \_ContAssign: , line:30:12, endln:30:31
        |vpiName:req_i
        |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.req_i
        |vpiActual:
        \_LogicNet: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
        |vpiIndex:
        \_Constant: , line:30:29, endln:30:30
          |vpiParent:
          \_BitSelect: (work@prim_arbiter_tree.gen_degenerate_case.req_i), line:30:28, endln:30:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
        |vpiParent:
        \_ContAssign: , line:30:12, endln:30:31
        |vpiName:valid_o
        |vpiFullName:work@prim_arbiter_tree.gen_degenerate_case.valid_o
        |vpiActual:
        \_LogicNet: (work@prim_arbiter_tree.gen_degenerate_case.valid_o), line:30:12, endln:30:19
  |vpiInternalScope:
  \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:
    \_Identifier: (gen_normal_case)
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiName:gen_normal_case
    |vpiFullName:work@prim_arbiter_tree.gen_normal_case
    |vpiParameter:
    \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:16, endln:34:28
        |vpiParent:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
        |vpiActual:
        \_IntTypespec: 
      |vpiLocalParam:1
      |vpiName:N_LEVELS
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
    |vpiParamAssign:
    \_ParamAssign: , line:34:29, endln:34:49
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiRhs:
      \_SysFuncCall: ($clog2), line:34:40, endln:34:49
        |vpiParent:
        \_ParamAssign: , line:34:29, endln:34:49
        |vpiArgument:
        \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N), line:34:47, endln:34:48
          |vpiParent:
          \_SysFuncCall: ($clog2), line:34:40, endln:34:49
          |vpiName:N
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N
          |vpiActual:
          \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
        |vpiName:
        \_Identifier: ($clog2)
          |vpiParent:
          \_SysFuncCall: ($clog2), line:34:40, endln:34:49
          |vpiName:$clog2
      |vpiLhs:
      \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
    |vpiInternalScope:
    \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case
      |vpiVariables:
      \_RefVar: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiName:level
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
      |vpiInternalScope:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiName:
        \_Identifier: (gen_tree)
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiName:gen_tree
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree
        |vpiParameter:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:31, endln:39:36
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiTypespec:
          \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:18, endln:39:30
            |vpiParent:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:31, endln:39:36
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base0
            |vpiActual:
            \_IntTypespec: 
          |vpiLocalParam:1
          |vpiName:base0
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base0
        |vpiParameter:
        \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:31, endln:40:36
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiTypespec:
          \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:18, endln:40:30
            |vpiParent:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:31, endln:40:36
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base1
            |vpiActual:
            \_IntTypespec: 
          |vpiLocalParam:1
          |vpiName:base1
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.base1
        |vpiParamAssign:
        \_ParamAssign: , line:39:31, endln:39:51
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiRhs:
          \_Operation: , line:39:39, endln:39:51
            |vpiParent:
            \_ParamAssign: , line:39:31, endln:39:51
            |vpiOpType:11
            |vpiOperand:
            \_Operation: , line:39:40, endln:39:48
              |vpiParent:
              \_Operation: , line:39:39, endln:39:51
              |vpiOpType:43
              |vpiOperand:
              \_Constant: , line:39:40, endln:39:41
                |vpiParent:
                \_Operation: , line:39:40, endln:39:48
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_RefObj: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:39:43, endln:39:48
                |vpiParent:
                \_Operation: , line:39:40, endln:39:48
                |vpiName:level
                |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.level
                |vpiActual:
                \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:39:43, endln:39:48
            |vpiOperand:
            \_Constant: , line:39:50, endln:39:51
              |vpiParent:
              \_Operation: , line:39:39, endln:39:51
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base0), line:39:31, endln:39:36
        |vpiParamAssign:
        \_ParamAssign: , line:40:31, endln:40:55
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiRhs:
          \_Operation: , line:40:39, endln:40:55
            |vpiParent:
            \_ParamAssign: , line:40:31, endln:40:55
            |vpiOpType:11
            |vpiOperand:
            \_Operation: , line:40:40, endln:40:52
              |vpiParent:
              \_Operation: , line:40:39, endln:40:55
              |vpiOpType:43
              |vpiOperand:
              \_Constant: , line:40:40, endln:40:41
                |vpiParent:
                \_Operation: , line:40:40, endln:40:52
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_Operation: , line:40:44, endln:40:51
                |vpiParent:
                \_Operation: , line:40:40, endln:40:52
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:40:44, endln:40:49
                  |vpiParent:
                  \_Operation: , line:40:44, endln:40:51
                  |vpiName:level
                  |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.level
                  |vpiActual:
                  \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:39:43, endln:39:48
                |vpiOperand:
                \_Constant: , line:40:50, endln:40:51
                  |vpiParent:
                  \_Operation: , line:40:44, endln:40:51
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:40:54, endln:40:55
              |vpiParent:
              \_Operation: , line:40:39, endln:40:55
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_Parameter: (work@prim_arbiter_tree.gen_normal_case.gen_tree.base1), line:40:31, endln:40:36
        |vpiImportTypespec:
        \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.gen_tree.level), line:39:43, endln:39:48
          |vpiParent:
          \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
          |vpiName:level
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.gen_tree.level
          |vpiNetType:1
        |vpiStmt:
        \_ParamAssign: , line:39:31, endln:39:51
        |vpiStmt:
        \_ParamAssign: , line:40:31, endln:40:55
      |vpiImportTypespec:
      \_RefVar: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
      |vpiImportTypespec:
      \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.level), line:37:28, endln:37:33
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiName:level
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.level), line:37:48, endln:37:53
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiName:level
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
        |vpiNetType:1
      |vpiForInitStmt:
      \_Assignment: , line:37:10, endln:37:26
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiRhs:
        \_Constant: , line:37:25, endln:37:26
          |vpiParent:
          \_Assignment: , line:37:10, endln:37:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefVar: (work@prim_arbiter_tree.gen_normal_case.level), line:37:17, endln:37:22
      |vpiCondition:
      \_Operation: , line:37:28, endln:37:46
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiOpType:20
        |vpiOperand:
        \_RefObj: (work@prim_arbiter_tree.gen_normal_case.level), line:37:28, endln:37:33
          |vpiParent:
          \_Operation: , line:37:28, endln:37:46
          |vpiName:level
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
          |vpiActual:
          \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.level), line:37:28, endln:37:33
        |vpiOperand:
        \_Operation: , line:37:36, endln:37:46
          |vpiParent:
          \_Operation: , line:37:28, endln:37:46
          |vpiOpType:24
          |vpiOperand:
          \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:37:36, endln:37:44
            |vpiParent:
            \_Operation: , line:37:36, endln:37:46
            |vpiName:N_LEVELS
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N_LEVELS
            |vpiActual:
            \_Parameter: (work@prim_arbiter_tree.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
          |vpiOperand:
          \_Constant: , line:37:45, endln:37:46
            |vpiParent:
            \_Operation: , line:37:36, endln:37:46
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiForIncStmt:
      \_Operation: , line:37:48, endln:37:55
        |vpiParent:
        \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@prim_arbiter_tree.gen_normal_case.level), line:37:48, endln:37:53
          |vpiParent:
          \_Operation: , line:37:48, endln:37:55
          |vpiName:level
          |vpiFullName:work@prim_arbiter_tree.gen_normal_case.level
          |vpiActual:
          \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.level), line:37:48, endln:37:53
      |vpiStmt:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case.gen_tree), line:37:57, endln:43:19
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiRange:
      \_Range: , line:35:11, endln:35:18
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Operation: , line:35:12, endln:35:15
          |vpiParent:
          \_Range: , line:35:11, endln:35:18
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@prim_arbiter_tree.gen_normal_case.N), line:35:12, endln:35:13
            |vpiParent:
            \_Operation: , line:35:12, endln:35:15
            |vpiName:N
            |vpiFullName:work@prim_arbiter_tree.gen_normal_case.N
            |vpiActual:
            \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
          |vpiOperand:
          \_Constant: , line:35:14, endln:35:15
            |vpiParent:
            \_Operation: , line:35:12, endln:35:15
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:35:16, endln:35:17
          |vpiParent:
          \_Range: , line:35:11, endln:35:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiTypespec:
      \_RefTypespec: (work@prim_arbiter_tree.gen_normal_case.req), line:35:5, endln:35:18
        |vpiParent:
        \_LogicNet: (work@prim_arbiter_tree.gen_normal_case.req), line:35:47, endln:35:50
        |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:req
      |vpiFullName:work@prim_arbiter_tree.gen_normal_case.req
      |vpiSigned:1
    |vpiStmt:
    \_ParamAssign: , line:34:29, endln:34:49
    |vpiStmt:
    \_Assignment: , line:35:47, endln:35:50
      |vpiParent:
      \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
      |vpiOpType:82
      |vpiBlocking:1
    |vpiStmt:
    \_GenFor: (work@prim_arbiter_tree.gen_normal_case), line:37:5, endln:43:19
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiImportTypespec:
  \_LogicNet: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiDefName:work@prim_arbiter_tree
  |vpiNet:
  \_LogicNet: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
  |vpiNet:
  \_LogicNet: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
  |vpiPort:
  \_Port: (clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiDirection:1
  |vpiPort:
  \_Port: (rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiDirection:1
  |vpiGenStmt:
  \_GenIfElse: , line:28:3, endln:45:6
    |vpiParent:
    \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiCondition:
    \_Operation: , line:28:7, endln:28:13
      |vpiParent:
      \_GenIfElse: , line:28:3, endln:45:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@prim_arbiter_tree.N), line:28:7, endln:28:8
        |vpiParent:
        \_Operation: , line:28:7, endln:28:13
        |vpiName:N
        |vpiFullName:work@prim_arbiter_tree.N
        |vpiActual:
        \_Parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:32
      |vpiOperand:
      \_Constant: , line:28:12, endln:28:13
        |vpiParent:
        \_Operation: , line:28:7, endln:28:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@prim_arbiter_tree.gen_degenerate_case), line:28:15, endln:32:6
    |vpiElseStmt:
    \_Begin: (work@prim_arbiter_tree.gen_normal_case), line:32:12, endln:45:6
|vpiAllModules:
\_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tlul_socket_m1)
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiName:work@tlul_socket_m1
  |vpiInternalScope:
  \_Begin: (work@tlul_socket_m1.gen_arb_ppc), line:52:39, endln:54:6
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiName:
    \_Identifier: (gen_arb_ppc)
      |vpiParent:
      \_Begin: (work@tlul_socket_m1.gen_arb_ppc), line:52:39, endln:54:6
      |vpiName:gen_arb_ppc
    |vpiFullName:work@tlul_socket_m1.gen_arb_ppc
  |vpiInternalScope:
  \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiFullName:work@tlul_socket_m1
    |vpiInternalScope:
    \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
      |vpiParent:
      \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
      |vpiName:
      \_Identifier: (gen_tree_arb)
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:gen_tree_arb
      |vpiFullName:work@tlul_socket_m1.gen_tree_arb
      |vpiTypedef:
      \_ModuleTypespec: (prim_arbiter_tree)
        |vpiParent:
        \_Design: (unnamed)
        |vpiName:prim_arbiter_tree
        |vpiModule:
        \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
      |vpiImportTypespec:
      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:clk_i
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:rst_ni
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
        |vpiNetType:1
      |vpiStmt:
      \_RefModule: work@prim_arbiter_tree (u_reqarb), line:55:5, endln:55:22
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
        |vpiName:u_reqarb
        |vpiDefName:work@prim_arbiter_tree
        |vpiActual:
        \_Module: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
        |vpiPort:
        \_Port: (clk_i), line:59:8, endln:59:13
          |vpiParent:
          \_RefModule: work@prim_arbiter_tree (u_reqarb), line:55:5, endln:55:22
          |vpiName:clk_i
          |vpiHighConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i.clk_i), line:59:8, endln:59:13
            |vpiParent:
            \_Port: (clk_i), line:59:8, endln:59:13
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i.clk_i
            |vpiActual:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
        |vpiPort:
        \_Port: (rst_ni), line:60:8, endln:60:14
          |vpiParent:
          \_RefModule: work@prim_arbiter_tree (u_reqarb), line:55:5, endln:55:22
          |vpiName:rst_ni
          |vpiHighConn:
          \_RefObj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni.rst_ni), line:60:8, endln:60:14
            |vpiParent:
            \_Port: (rst_ni), line:60:8, endln:60:14
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni.rst_ni
            |vpiActual:
            \_LogicNet: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
    |vpiInternalScope:
    \_Begin: (work@tlul_socket_m1.gen_unknown), line:62:12, endln:64:6
      |vpiParent:
      \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
      |vpiName:
      \_Identifier: (gen_unknown)
        |vpiParent:
        \_Begin: (work@tlul_socket_m1.gen_unknown), line:62:12, endln:64:6
        |vpiName:gen_unknown
      |vpiFullName:work@tlul_socket_m1.gen_unknown
    |vpiStmt:
    \_GenIfElse: , line:54:12, endln:64:6
      |vpiParent:
      \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
      |vpiCondition:
      \_Operation: , line:54:16, endln:54:50
        |vpiParent:
        \_GenIfElse: , line:54:12, endln:64:6
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@tlul_socket_m1.tlul_pkg::ArbiterImpl), line:54:16, endln:54:37
          |vpiParent:
          \_Operation: , line:54:16, endln:54:50
          |vpiName:tlul_pkg::ArbiterImpl
          |vpiFullName:work@tlul_socket_m1.tlul_pkg::ArbiterImpl
          |vpiActual:
          \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
        |vpiOperand:
        \_Constant: , line:54:41, endln:54:50
          |vpiParent:
          \_Operation: , line:54:16, endln:54:50
          |vpiDecompile:"BINTREE"
          |vpiSize:56
          |STRING:BINTREE
          |vpiConstType:6
      |vpiStmt:
      \_Begin: (work@tlul_socket_m1.gen_tree_arb), line:54:52, endln:62:6
      |vpiElseStmt:
      \_Begin: (work@tlul_socket_m1.gen_unknown), line:62:12, endln:64:6
  |vpiDefName:work@tlul_socket_m1
  |vpiGenStmt:
  \_GenIfElse: , line:52:3, endln:64:6
    |vpiParent:
    \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiCondition:
    \_Operation: , line:52:7, endln:52:37
      |vpiParent:
      \_GenIfElse: , line:52:3, endln:64:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@tlul_socket_m1.tlul_pkg::ArbiterImpl), line:52:7, endln:52:28
        |vpiParent:
        \_Operation: , line:52:7, endln:52:37
        |vpiName:tlul_pkg::ArbiterImpl
        |vpiFullName:work@tlul_socket_m1.tlul_pkg::ArbiterImpl
        |vpiActual:
        \_Parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:36
      |vpiOperand:
      \_Constant: , line:52:32, endln:52:37
        |vpiParent:
        \_Operation: , line:52:7, endln:52:37
        |vpiDecompile:"PPC"
        |vpiSize:24
        |STRING:PPC
        |vpiConstType:6
    |vpiStmt:
    \_Begin: (work@tlul_socket_m1.gen_arb_ppc), line:52:39, endln:54:6
    |vpiElseStmt:
    \_Begin: (work@tlul_socket_m1), line:54:12, endln:64:6
|vpiTypedef:
\_ModuleTypespec: (prim_arbiter_tree)
|vpiTypedef:
\_ModuleTypespec: (tlul_socket_m1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:tlul_socket_m1
  |vpiModule:
  \_Module: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
