read -sv run_verilog_mid/adder_32b_8_88_8b752012cd6ce8b279f59d88571141bb.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_88_8b752012cd6ce8b279f59d88571141bb_yosys.v
