Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Thu Dec 11 23:28:03 2025
| Host         : kaiden running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gcd_wrapper_control_sets_placed.rpt
| Design       : gcd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           36 |
| Yes          | No                    | No                     |              25 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             101 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart/tx_out_i_1_n_0               |                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/rx_bits_remaining[3]_i_1_n_0 |                                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                   | uart_i_1_n_0                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                                   | uart/rx_countdown[5]_i_1_n_0               |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                   | rx_temp[7]_i_1_n_0                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart/rx_data[7]_i_1_n_0           |                                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                   | dec_str_preprocess2/num[9]_i_1_n_0         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                   | dec_str_preprocess1/num[9]_i_1_n_0         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | dec_str_preprocess1/valid_o       | uart_i_1_n_0                               |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | second_num_ready                  | uart_i_1_n_0                               |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | gcd_seq/valid_o                   | uart_i_1_n_0                               |                9 |             11 |         1.22 |
|  clk_IBUF_BUFG | uart/tx_bits_remaining            |                                            |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                   | clear                                      |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                   | gcd_seq/p_0_in__0                          |               15 |             21 |         1.40 |
|  clk_IBUF_BUFG | dec_str_preprocess2/digit_count   | dec_str_preprocess2/digit_count[2]_i_1_n_0 |               11 |             35 |         3.18 |
|  clk_IBUF_BUFG | dec_str_preprocess1/digit_count   | dec_str_preprocess1/digit_count[2]_i_1_n_0 |               12 |             35 |         2.92 |
|  clk_IBUF_BUFG |                                   |                                            |               25 |             44 |         1.76 |
+----------------+-----------------------------------+--------------------------------------------+------------------+----------------+--------------+


