#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c17a7b77b0 .scope module, "piso_tb" "piso_tb" 2 1;
 .timescale 0 0;
P_0x55c17a7b5810 .param/l "HALF_PERIOD" 0 2 43, +C4<00000000000000000000000000000101>;
P_0x55c17a7b5850 .param/l "INPUT_SIZE" 0 2 2, +C4<00000000000000000000000100000000>;
P_0x55c17a7b5890 .param/l "OUTPUT_SIZE" 0 2 3, +C4<00000000000000000000000001000000>;
P_0x55c17a7b58d0 .param/l "PERIOD" 0 2 44, +C4<00000000000000000000000000001010>;
v0x55c17a7d8310_0 .var "ce", 0 0;
v0x55c17a7d83d0_0 .var "clk", 0 0;
v0x55c17a7d84a0_0 .var "fifo_empty", 0 0;
v0x55c17a7d85a0_0 .net "fifo_re", 0 0, L_0x55c17a7a9470;  1 drivers
v0x55c17a7d8670_0 .var "i_parallel", 255 0;
v0x55c17a7d8710_0 .net "o_serial", 63 0, L_0x55c17a7a1c10;  1 drivers
v0x55c17a7d87e0_0 .var "rst", 0 0;
v0x55c17a7d88b0_0 .net "valid", 0 0, L_0x55c17a7ac360;  1 drivers
S_0x55c17a7b7930 .scope module, "piso" "piso" 2 22, 3 1 0, S_0x55c17a7b77b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ce"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 256 "i_parallel"
    .port_info 4 /OUTPUT 64 "o_serial"
    .port_info 5 /INPUT 1 "fifo_empty"
    .port_info 6 /OUTPUT 1 "fifo_re"
    .port_info 7 /OUTPUT 1 "valid"
P_0x55c17a7b7ab0 .param/l "BUSY" 0 3 27, C4<01>;
P_0x55c17a7b7af0 .param/l "CYCLES_BTW" 0 3 24, +C4<00000000000000000000000000000100>;
P_0x55c17a7b7b30 .param/l "IDLE" 0 3 26, C4<00>;
P_0x55c17a7b7b70 .param/l "INPUT_SIZE" 0 3 2, +C4<00000000000000000000000100000000>;
P_0x55c17a7b7bb0 .param/l "OUTPUT_SIZE" 0 3 3, +C4<00000000000000000000000001000000>;
L_0x55c17a7a9470 .functor BUFZ 1, v0x55c17a7d7d70_0, C4<0>, C4<0>, C4<0>;
L_0x55c17a7ac360 .functor BUFZ 1, v0x55c17a7d8150_0, C4<0>, C4<0>, C4<0>;
L_0x55c17a7a1c10 .functor BUFZ 64, v0x55c17a7d7ef0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55c17a7b2500_0 .net "ce", 0 0, v0x55c17a7d8310_0;  1 drivers
v0x55c17a7b3e10_0 .net "clk", 0 0, v0x55c17a7d83d0_0;  1 drivers
v0x55c17a7d7830_0 .var "counter", 1 0;
v0x55c17a7d7920_0 .net "fifo_empty", 0 0, v0x55c17a7d84a0_0;  1 drivers
v0x55c17a7d79e0_0 .net "fifo_re", 0 0, L_0x55c17a7a9470;  alias, 1 drivers
v0x55c17a7d7af0_0 .net "i_parallel", 255 0, v0x55c17a7d8670_0;  1 drivers
v0x55c17a7d7bd0_0 .var "next_state", 0 0;
v0x55c17a7d7c90_0 .net "o_serial", 63 0, L_0x55c17a7a1c10;  alias, 1 drivers
v0x55c17a7d7d70_0 .var "re", 0 0;
v0x55c17a7d7e30_0 .net "rst", 0 0, v0x55c17a7d87e0_0;  1 drivers
v0x55c17a7d7ef0_0 .var "serial_out", 63 0;
v0x55c17a7d7fd0_0 .var "state", 0 0;
v0x55c17a7d8090_0 .net "valid", 0 0, L_0x55c17a7ac360;  alias, 1 drivers
v0x55c17a7d8150_0 .var "valid_r", 0 0;
E_0x55c17a7a2660 .event edge, v0x55c17a7d7830_0, v0x55c17a7d7af0_0;
E_0x55c17a7a1780 .event posedge, v0x55c17a7b3e10_0;
E_0x55c17a7a25a0 .event edge, v0x55c17a7d7fd0_0, v0x55c17a7d7920_0, v0x55c17a7d7830_0;
    .scope S_0x55c17a7b7930;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c17a7d7830_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x55c17a7b7930;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d7fd0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55c17a7b7930;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d7bd0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55c17a7b7930;
T_3 ;
    %wait E_0x55c17a7a1780;
    %load/vec4 v0x55c17a7d7e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c17a7d7fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c17a7d7bd0_0;
    %assign/vec4 v0x55c17a7d7fd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c17a7b7930;
T_4 ;
    %wait E_0x55c17a7a25a0;
    %load/vec4 v0x55c17a7d7fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x55c17a7d7920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17a7d7bd0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d7bd0_0, 0, 1;
T_4.4 ;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x55c17a7d7830_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d7bd0_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17a7d7bd0_0, 0, 1;
T_4.6 ;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c17a7b7930;
T_5 ;
    %wait E_0x55c17a7a1780;
    %load/vec4 v0x55c17a7d7fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c17a7d7830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c17a7d8150_0, 0;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c17a7d8150_0, 0;
    %load/vec4 v0x55c17a7d7830_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55c17a7d7830_0, 0;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c17a7b7930;
T_6 ;
    %wait E_0x55c17a7a1780;
    %load/vec4 v0x55c17a7d7fd0_0;
    %inv;
    %load/vec4 v0x55c17a7d7bd0_0;
    %and;
    %load/vec4 v0x55c17a7d7e30_0;
    %inv;
    %and;
    %store/vec4 v0x55c17a7d7d70_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c17a7b7930;
T_7 ;
    %wait E_0x55c17a7a2660;
    %load/vec4 v0x55c17a7d7830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55c17a7d7af0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x55c17a7d7ef0_0, 0, 64;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x55c17a7d7af0_0;
    %parti/s 64, 64, 8;
    %store/vec4 v0x55c17a7d7ef0_0, 0, 64;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x55c17a7d7af0_0;
    %parti/s 64, 128, 9;
    %store/vec4 v0x55c17a7d7ef0_0, 0, 64;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x55c17a7d7af0_0;
    %parti/s 64, 192, 9;
    %store/vec4 v0x55c17a7d7ef0_0, 0, 64;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c17a7b77b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d83d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17a7d8310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d87e0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 159;
    %concati/vec4 2147483648, 0, 63;
    %concati/vec4 3, 0, 34;
    %store/vec4 v0x55c17a7d8670_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17a7d84a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55c17a7b77b0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x55c17a7d83d0_0;
    %inv;
    %store/vec4 v0x55c17a7d83d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c17a7b77b0;
T_10 ;
    %vpi_call 2 51 "$dumpfile", "piso.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55c17a7b77b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c17a7d87e0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d87e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c17a7d84a0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "piso_tb.v";
    "piso.v";
