=> 0x397f38d8:	ldr	r3, [r12, #-0]
   0x397f38d4:	add	r12, r12, r1
   0x397f38d0:	movt	r12, #0
   0x397f38cc:	movw	r12, #144	; 0x90
   0x397f38c8:	dmb	sy
   0x397f38c4:	str	r6, [r12, #-240]	; 0xf0
   0x397f38c0:	add	r12, r12, r2
   0x397f38bc:	movt	r12, #0
   0x397f38b8:	movw	r12, #8
   0x397f38b4:	add	r6, r6, r12
   0x397f38b0:	movt	r12, #0
   0x397f38ac:	movw	r12, #1
   0x397f38a8:	add	r12, r12, r2
   0x397f38a4:	movt	r12, #0
   0x397f38a0:	movw	r12, #8
   0x397f389c:	ldr	r2, [r12]
   0x397f3898:	add	r12, r12, pc
   0x397f3894:	movt	r12, #65535	; 0xffff
   0x397f3890:	movw	r12, #65432	; 0xff98
   0x397f388c:	ldr	r4, [r12]
   0x397f3888:	add	r12, r12, pc
   0x397f3884:	movt	r12, #65535	; 0xffff
   0x397f3880:	movw	r12, #65444	; 0xffa4
   0x397f387c:	str	r0, [r12], #-0
   0x397f3878:	add	r12, r12, sp
   0x397f3874:	movt	r12, #65535	; 0xffff
   0x397f3870:	movw	r12, #57372	; 0xe01c
   0x397f386c:	movt	r12, #8192	; 0x2000
   0x397f3868:	movw	r12, #21
   0x397f3864:	str	lr, [sp]
   0x397f3860:	sub	sp, sp, r12
   0x397f385c:	movt	r12, #0
   0x397f3858:	movw	r12, #28
   0x397f3854:	blx	r12
   0x397f3850:	add	r12, pc, r12
   0x397f384c:	movt	r12, #65535	; 0xffff
   0x397f3848:	movw	r12, #65412	; 0xff84
   0x397f3844:	andeq	r0, r0, r12, asr r1
   0x397f3840:	cmneq	r1, #236, 30	; 0x3b0
   0x397f383c:			; <UNDEFINED> instruction: 0x37812750
   0x397f3838:	stmiacc	r1!, {r3, r5, r7, r9, r10, r11}
   0x397f3834:			; <UNDEFINED> instruction: 0x37affafc
   0x397f3830:	andeq	r0, r0, r2
   0x397f382c:			; <UNDEFINED> instruction: 0x01108498
   0x397f3828:	ldrcc	r5, [r9, -r0, ror #29]!
   0x397f3824:	add	sp, sp, r12
   0x397f3820:	movt	r12, #0
   0x397f381c:	movw	r12, #8
   0x397f3818:	ldmfd	sp!, {r11}
   0x397f3814:	mov	sp, r11
   0x397f3810:	mov	pc, lr
   0x397f380c:	ldr	r0, [r12], -r12
   0x397f3808:	add	r12, r12, sp
   0x397f3804:	movt	r12, #0
   0x397f3800:	movw	r12, #16
   0x397f37fc:	ldr	r1, [r12], -r12
   0x397f37f8:	add	r12, r12, sp
   0x397f37f4:	movt	r12, #0
   0x397f37f0:	movw	r12, #12
   0x397f37ec:	add	sp, sp, r12
   0x397f37e8:	movt	r12, #0
   0x397f37e4:	movw	r12, #4
   0x397f37e0:	mov	r11, sp
   0x397f37dc:	stmfd	sp!, {r11}
   0x397f37d8:	mov	lr, r12
   0x397f37d4:	mov	r12, sp
   0x397f37d0:	andeq	r0, r0, r4, asr r0
   0x397f37cc:			; <UNDEFINED> instruction: 0x073dd9f8
   0x397f37c8:			; <UNDEFINED> instruction: 0x37812750
   0x397f37c4:	nop	{0}
   0x397f37c0:	nop	{0}
   0x397f37bc:	nop	{0}
   0x397f37b8:	nop	{0}
   0x397f37b4:	nop	{0}
   0x397f37b0:	nop	{0}
   0x397f37ac:	nop	{0}
   0x397f37a8:	nop	{0}
   0x397f37a4:	mov	pc, lr
   0x397f37a0:	add	sp, sp, r12
   0x397f379c:	movt	r12, #0
   0x397f3798:	movw	r12, #12
   0x397f3794:	ldr	lr, [sp]
   0x397f3790:	nop	{0}
   0x397f378c:	blx	r12
   0x397f3788:	add	r12, pc, r12
   0x397f3784:	movt	r12, #1
   0x397f3780:	movw	r12, #13712	; 0x3590
   0x397f377c:	nop	{0}
   0x397f3778:	nop	{0}
   0x397f3774:	nop	{0}
   0x397f3770:	nop	{0}
   0x397f376c:	nop	{0}
   0x397f3768:	nop	{0}
   0x397f3764:	nop	{0}
   0x397f3760:	str	r1, [r12]
   0x397f375c:	add	r12, r12, sp
   0x397f3758:	movt	r12, #0
   0x397f3754:	movw	r12, #4
   0x397f3750:	mov	r0, r1
   0x397f374c:	mov	r1, r0
   0x397f3748:	str	r0, [r12], #-0
   0x397f3744:	add	r12, r12, sp
   0x397f3740:	movt	r12, #65535	; 0xffff
   0x397f373c:	movw	r12, #57356	; 0xe00c
   0x397f3738:	movt	r12, #8192	; 0x2000
   0x397f3734:	movw	r12, #20
   0x397f3730:	str	lr, [sp]
   0x397f372c:	sub	sp, sp, r12
   0x397f3728:	movt	r12, #0
   0x397f3724:	movw	r12, #12
   0x397f3720:	blx	r12
   0x397f371c:	add	r12, pc, r12
   0x397f3718:	movt	r12, #65535	; 0xffff
   0x397f3714:	movw	r12, #65448	; 0xffa8
   0x397f3710:	strheq	r0, [r0], -r4
   0x397f370c:	adcseq	r4, r11, r4, ror r2
   0x397f3708:			; <UNDEFINED> instruction: 0x37812750
   0x397f3704:	add	sp, sp, r12
   0x397f3700:	movt	r12, #0
   0x397f36fc:	movw	r12, #8
   0x397f36f8:	ldmfd	sp!, {r11}
   0x397f36f4:	mov	sp, r11
   0x397f36f0:	mov	pc, lr
   0x397f36ec:	ldr	r0, [r12], -r12
   0x397f36e8:	add	r12, r12, sp
   0x397f36e4:	movt	r12, #0
   0x397f36e0:	movw	r12, #12
   0x397f36dc:	add	sp, sp, r12
   0x397f36d8:	movt	r12, #0
   0x397f36d4:	movw	r12, #4
   0x397f36d0:	mov	r11, sp
   0x397f36cc:	stmfd	sp!, {r11}
   0x397f36c8:	mov	lr, r12
   0x397f36c4:	mov	r12, sp
   0x397f36c0:	andeq	r0, r0, r4, asr #32
   0x397f36bc:	pkhbteq	pc, r8, r0, lsl #17	; <UNPREDICTABLE>
   0x397f36b8:			; <UNDEFINED> instruction: 0x37812750
   0x397f36b4:	nop	{0}
   0x397f36b0:	nop	{0}
   0x397f36ac:	nop	{0}
   0x397f36a8:	nop	{0}
   0x397f36a4:	nop	{0}
   0x397f36a0:	nop	{0}
   0x397f369c:	nop	{0}
   0x397f3698:	nop	{0}
   0x397f3694:	nop	{0}
   0x397f3690:	mov	pc, r12
   0x397f368c:	add	r12, pc, r12
   0x397f3688:	movt	r12, #65535	; 0xffff
   0x397f3684:	movw	r12, #65216	; 0xfec0
   0x397f3680:	ldr	r3, [r12, #-0]
   0x397f367c:	add	r12, r12, sp
   0x397f3678:	movt	r12, #0
   0x397f3674:	movw	r12, #4
   0x397f3670:	nop	{0}
   0x397f366c:	blx	r12
   0x397f3668:	add	r12, pc, r12
   0x397f3664:	movt	r12, #65533	; 0xfffd
   0x397f3660:	movw	r12, #23756	; 0x5ccc
   0x397f365c:	nop	{0}
   0x397f3658:	nop	{0}
   0x397f3654:	nop	{0}
   0x397f3650:	nop	{0}
   0x397f364c:	str	r4, [r12]
   0x397f3648:	add	r12, r12, sp
   0x397f3644:	movt	r12, #0
   0x397f3640:	movw	r12, #8
   0x397f363c:	str	r8, [r12]
   0x397f3638:	movt	r8, #0
   0x397f3634:	movw	r8, #28
   0x397f3630:	add	r12, r12, sp
   0x397f362c:	movt	r12, #0
   0x397f3628:	movw	r12, #4
   0x397f3624:	nop	{0}
   0x397f3620:	blx	r12
   0x397f361c:	add	r12, pc, r12
   0x397f3618:	movt	r12, #0
   0x397f3614:	movw	r12, #23212	; 0x5aac
   0x397f3610:	nop	{0}
   0x397f360c:	nop	{0}
   0x397f3608:	nop	{0}
   0x397f3604:	nop	{0}
   0x397f3600:	ldr	r2, [r12, #-0]
   0x397f35fc:	add	r12, r12, sp
   0x397f35f8:	movt	r12, #0
   0x397f35f4:	movw	r12, #44	; 0x2c
   0x397f35f0:	ldr	r0, [r12, #-0]
   0x397f35ec:	add	r12, r12, sp
   0x397f35e8:	movt	r12, #0
   0x397f35e4:	movw	r12, #44	; 0x2c
   0x397f35e0:	nop	{0}
   0x397f35dc:	blx	r12
   0x397f35d8:	add	r12, pc, r12
   0x397f35d4:	movt	r12, #51	; 0x33
   0x397f35d0:	movw	r12, #10960	; 0x2ad0
   0x397f35cc:	nop	{0}
   0x397f35c8:	nop	{0}
   0x397f35c4:	nop	{0}
   0x397f35c0:	nop	{0}
   0x397f35bc:	nop	{0}
   0x397f35b8:	nop	{0}
   0x397f35b4:	nop	{0}
   0x397f35b0:	ldr	r0, [r12, #-0]
   0x397f35ac:	add	r12, r12, sp
   0x397f35a8:	movt	r12, #0
   0x397f35a4:	movw	r12, #44	; 0x2c
   0x397f35a0:	mov	r1, r0
   0x397f359c:	nop	{0}
   0x397f3598:	blx	r12
   0x397f3594:	add	r12, pc, r12
   0x397f3590:	movt	r12, #51	; 0x33
   0x397f358c:	movw	r12, #11276	; 0x2c0c
   0x397f3588:	nop	{0}
   0x397f3584:	nop	{0}
   0x397f3580:	nop	{0}
   0x397f357c:	nop	{0}
   0x397f3578:	nop	{0}
   0x397f3574:	nop	{0}
   0x397f3570:	nop	{0}
   0x397f356c:	str	r2, [r12]
   0x397f3568:	add	r12, r12, sp
   0x397f3564:	movt	r12, #0
   0x397f3560:	movw	r12, #44	; 0x2c
   0x397f355c:	mov	r0, r1
   0x397f3558:	mov	r2, r3
   0x397f3554:	str	r12, [r8], #-0
   0x397f3550:	movt	r12, #65535	; 0xffff
   0x397f354c:	movw	r12, #64708	; 0xfcc4
   0x397f3548:	mov	r8, r3
   0x397f3544:	mov	r12, r3
   0x397f3540:	str	r6, [r12, #-0]
   0x397f353c:	add	r12, r12, r4
   0x397f3538:	movt	r12, #0
   0x397f3534:	movw	r12, #144	; 0x90
   0x397f3530:	nop	{0}
   0x397f352c:	nop	{0}
   0x397f3528:	nop	{0}
   0x397f3524:	addgt	pc, r12, pc
   0x397f3520:	nop	{0}
   0x397f351c:	movt	r12, #0
   0x397f3518:	movw	r12, #252	; 0xfc
   0x397f3514:	cmp	r6, r5
   0x397f3510:	add	r6, r6, r12
   0x397f350c:	movt	r12, #0
   0x397f3508:	movw	r12, #28
   0x397f3504:	mov	r6, r3
   0x397f3500:	ldr	r5, [r12, #-0]
   0x397f34fc:	add	r12, r12, r4
   0x397f34f8:	movt	r12, #0
   0x397f34f4:	movw	r12, #140	; 0x8c
   0x397f34f0:	ldr	r3, [r12, #-0]
   0x397f34ec:	add	r12, r12, r4
   0x397f34e8:	movt	r12, #0
   0x397f34e4:	movw	r12, #144	; 0x90
   0x397f34e0:	ldr	r4, [r12, #-0]
   0x397f34dc:	add	r12, r12, r10
   0x397f34d8:	movt	r12, #0
   0x397f34d4:	movw	r12, #4
   0x397f34d0:	mov	pc, lr
   0x397f34cc:	add	sp, sp, r12
   0x397f34c8:	movt	r12, #0
   0x397f34c4:	movw	r12, #60	; 0x3c
   0x397f34c0:	ldr	lr, [sp]
   0x397f34bc:	str	r2, [r12, #-0]
   0x397f34b8:	mov	r12, r0
   0x397f34b4:	str	r1, [r12, #-0]
   0x397f34b0:	add	r12, r12, r0
   0x397f34ac:	movt	r12, #0
   0x397f34a8:	movw	r12, #8
   0x397f34a4:	ldr	r2, [r12, #-0]
   0x397f34a0:	add	r12, r12, sp
   0x397f349c:	movt	r12, #0
   0x397f3498:	movw	r12, #12
   0x397f3494:	ldr	r1, [r12, #-0]
   0x397f3490:	add	r12, r12, sp
   0x397f348c:	movt	r12, #0
   0x397f3488:	movw	r12, #16
   0x397f3484:	ldr	r4, [r12, #-0]
   0x397f3480:	add	r12, r12, sp
   0x397f347c:	movt	r12, #0
   0x397f3478:	movw	r12, #24
   0x397f3474:	ldr	r5, [r12, #-0]
   0x397f3470:	add	r12, r12, sp
   0x397f346c:	movt	r12, #0
   0x397f3468:	movw	r12, #40	; 0x28
   0x397f3464:	mov	r0, r7
   0x397f3460:	str	r2, [r12, #-0]
   0x397f345c:	add	r12, r12, r6
   0x397f3458:	movt	r12, #0
   0x397f3454:	movw	r12, #144	; 0x90
   0x397f3450:	str	r5, [r12]
   0x397f344c:	add	r12, r12, sp
   0x397f3448:	movt	r12, #0
   0x397f3444:	movw	r12, #40	; 0x28
   0x397f3440:	nop	{0}
   0x397f343c:	b	0x397f3468
   0x397f3438:	nop	{0}
   0x397f3434:	blx	r12
   0x397f3430:	add	r12, pc, r12
   0x397f342c:	movt	r12, #1
   0x397f3428:	movw	r12, #15276	; 0x3bac
   0x397f3424:	nop	{0}
   0x397f3420:	nop	{0}
   0x397f341c:	nop	{0}
   0x397f3418:	nop	{0}
   0x397f3414:	nop	{0}
   0x397f3410:	nop	{0}
   0x397f340c:	nop	{0}
   0x397f3408:	str	r6, [r12]
   0x397f3404:	add	r12, r12, sp
   0x397f3400:	movt	r12, #0
   0x397f33fc:	movw	r12, #28
   0x397f33f8:	str	r7, [r12]
   0x397f33f4:	add	r12, r12, sp
   0x397f33f0:	movt	r12, #0
   0x397f33ec:	movw	r12, #32
   0x397f33e8:	str	r4, [r12]
   0x397f33e4:	add	r12, r12, sp
   0x397f33e0:	movt	r12, #0
   0x397f33dc:	movw	r12, #36	; 0x24
   0x397f33d8:	str	r5, [r12]
   0x397f33d4:	add	r12, r12, sp
   0x397f33d0:	movt	r12, #0
   0x397f33cc:	movw	r12, #40	; 0x28
   0x397f33c8:	str	r4, [r12]
   0x397f33c4:	add	r12, r12, sp
   0x397f33c0:	movt	r12, #0
   0x397f33bc:	movw	r12, #4
   0x397f33b8:	mov	r3, r7
   0x397f33b4:	mov	r4, r3
   0x397f33b0:	mov	r2, r6
   0x397f33ac:	mov	r1, r5
   0x397f33a8:	mov	r0, r4
   0x397f33a4:	str	r2, [r12]
   0x397f33a0:	add	r12, r12, sp
   0x397f339c:	movt	r12, #0
   0x397f3398:	movw	r12, #20
   0x397f3394:	addls	pc, r12, pc
   0x397f3390:	nop	{0}
   0x397f338c:	movt	r12, #0
   0x397f3388:	movw	r12, #168	; 0xa8
   0x397f3384:	cmp	r2, r3
   0x397f3380:	adds	r2, r2, r5
   0x397f337c:	mov	r2, r7
   0x397f3378:	ldr	r3, [r12, #-0]
   0x397f3374:	add	r12, r12, r6
   0x397f3370:	movt	r12, #0
   0x397f336c:	movw	r12, #140	; 0x8c
   0x397f3368:	ldr	r7, [r12, #-0]
   0x397f3364:	add	r12, r12, r6
   0x397f3360:	movt	r12, #0
   0x397f335c:	movw	r12, #144	; 0x90
   0x397f3358:	ldr	r6, [r12, #-0]
   0x397f3354:	add	r12, r12, r2
   0x397f3350:	movt	r12, #0
   0x397f334c:	movw	r12, #4
   0x397f3348:	mov	r2, r10
   0x397f3344:	ands	r5, r5, r2
   0x397f3340:	eors	r2, r2, r12
   0x397f333c:	movt	r12, #65535	; 0xffff
   0x397f3338:	movw	r12, #65535	; 0xffff
   0x397f3334:	movt	r2, #0
   0x397f3330:	movw	r2, #3
   0x397f332c:	add	r5, r5, r12
   0x397f3328:	movt	r12, #0
   0x397f3324:	movw	r12, #3
   0x397f3320:	add	r5, r5, r12
   0x397f331c:	movt	r12, #0
   0x397f3318:	movw	r12, #12
   0x397f3314:	muls	r5, r5, r1
   0x397f3310:	ldr	r5, [r12, #-0]
   0x397f330c:	add	r12, r12, r3
   0x397f3308:	movt	r12, #0
   0x397f3304:	movw	r12, #28
   0x397f3300:	ldr	r3, [r12, #-0]
   0x397f32fc:	add	r12, r12, r2
   0x397f32f8:	movt	r12, #0
   0x397f32f4:	movw	r12, #36	; 0x24
   0x397f32f0:	ldr	r2, [r12, #-0]
   0x397f32ec:	add	r12, r12, r3
   0x397f32e8:	movt	r12, #0
   0x397f32e4:	movw	r12, #96	; 0x60
   0x397f32e0:	ldr	r3, [r12, #-0]
   0x397f32dc:	add	r12, r12, r2
   0x397f32d8:	movt	r12, #0
   0x397f32d4:	movw	r12, #72	; 0x48
   0x397f32d0:	ldr	r2, [r12, #-0]
   0x397f32cc:	add	r12, r12, r0
   0x397f32c8:	movt	r12, #0
   0x397f32c4:	movw	r12, #24
   0x397f32c0:	str	r4, [r12]
   0x397f32bc:	add	r12, r12, sp
   0x397f32b8:	movt	r12, #0
   0x397f32b4:	movw	r12, #24
   0x397f32b0:	ldr	r4, [r12]
   0x397f32ac:	add	r12, r12, pc
   0x397f32a8:	movt	r12, #65535	; 0xffff
   0x397f32a4:	movw	r12, #65384	; 0xff68
   0x397f32a0:	addlt	pc, r12, pc
   0x397f329c:	nop	{0}
   0x397f3298:	movt	r12, #0
   0x397f3294:	movw	r12, #556	; 0x22c
   0x397f3290:	cmp	r1, r12
   0x397f328c:	movt	r12, #0
   0x397f3288:	movw	r12, #0
   0x397f3284:	str	r1, [r12]
   0x397f3280:	add	r12, r12, sp
   0x397f327c:	movt	r12, #0
   0x397f3278:	movw	r12, #16
   0x397f3274:	str	r0, [r12]
   0x397f3270:	add	r12, r12, sp
   0x397f326c:	movt	r12, #0
   0x397f3268:	movw	r12, #12
   0x397f3264:	str	r0, [r12], #-0
   0x397f3260:	add	r12, r12, sp
   0x397f325c:	movt	r12, #65535	; 0xffff
   0x397f3258:	movw	r12, #57404	; 0xe03c
   0x397f3254:	movt	r12, #8192	; 0x2000
   0x397f3250:	movw	r12, #19
   0x397f324c:	str	lr, [sp]
   0x397f3248:	sub	sp, sp, r12
   0x397f3244:	movt	r12, #0
   0x397f3240:	movw	r12, #60	; 0x3c
   0x397f323c:	blx	r12
   0x397f3238:	add	r12, pc, r12
   0x397f3234:	movt	r12, #65535	; 0xffff
   0x397f3230:	movw	r12, #63656	; 0xf8a8
   0x397f322c:	andeq	r0, r0, r8, lsl #9
   0x397f3228:	ldrbteq	pc, [sp], #-448	; 0x1c0	; <UNPREDICTABLE>
   0x397f3224:			; <UNDEFINED> instruction: 0x37812750
   0x397f3220:	strbcc	r7, [r4, -r4, ror #29]!
   0x397f321c:			; <UNDEFINED> instruction: 0x37affafc
   0x397f3218:	andeq	r0, r0, r2
   0x397f3214:	cmpeq	lr, #160, 20	; 0xa0000
   0x397f3210:	ldrcc	r5, [r9, -r0, ror #29]!
   0x397f320c:	nop	{0}
   0x397f3208:	nop	{0}
   0x397f3204:	nop	{0}
   0x397f3200:	nop	{0}
   0x397f31fc:	nop	{0}
   0x397f31f8:	nop	{0}
   0x397f31f4:	nop	{0}
   0x397f31f0:	nop	{0}
   0x397f31ec:	mov	pc, lr
   0x397f31e8:	add	sp, sp, r12
   0x397f31e4:	movt	r12, #0
   0x397f31e0:	movw	r12, #20
   0x397f31dc:	ldr	lr, [sp]
   0x397f31d8:	ldr	r0, [r12, #-0]
   0x397f31d4:	add	r12, r12, r1
   0x397f31d0:	movt	r12, #0
   0x397f31cc:	movw	r12, #32
   0x397f31c8:	ldr	r2, [r12, #-0]
   0x397f31c4:	add	r12, r12, sp
   0x397f31c0:	movt	r12, #0
   0x397f31bc:	movw	r12, #4
   0x397f31b8:	ldr	r1, [r12, #-0]
   0x397f31b4:	add	r12, r12, sp
   0x397f31b0:	movt	r12, #0
   0x397f31ac:	movw	r12, #8
   0x397f31a8:	nop	{0}
   0x397f31a4:	blx	r8
   0x397f31a0:	add	r8, r8, r4
   0x397f319c:	movt	r8, #0
   0x397f3198:	movw	r8, #8
   0x397f3194:	str	r2, [r12]
   0x397f3190:	add	r12, r12, sp
   0x397f318c:	movt	r12, #0
   0x397f3188:	movw	r12, #12
   0x397f3184:	mov	r0, r2
   0x397f3180:	ldr	r4, [r12, #-0]
   0x397f317c:	add	r12, r12, r3
   0x397f3178:	movt	r12, #0
   0x397f3174:	movw	r12, #536	; 0x218
   0x397f3170:	ldr	r3, [r12, #-0]
   0x397f316c:	mov	r12, r2
   0x397f3168:	str	r1, [r12]
   0x397f3164:	add	r12, r12, sp
   0x397f3160:	movt	r12, #0
   0x397f315c:	movw	r12, #8
   0x397f3158:	nop	{0}
   0x397f3154:	b	0x397f31cc
   0x397f3150:	mov	r2, r0
   0x397f314c:	addne	pc, r12, pc
   0x397f3148:	nop	{0}
   0x397f3144:	movt	r12, #0
   0x397f3140:	movw	r12, #8
   0x397f313c:	cmp	r3, r12
   0x397f3138:	eor	r12, r12, r12
   0x397f3134:	ldr	r3, [r12, #-0]
   0x397f3130:	add	r12, r12, r2
   0x397f312c:	movt	r12, #0
   0x397f3128:	movw	r12, #92	; 0x5c
   0x397f3124:	ldr	r2, [r12, #-0]
   0x397f3120:	add	r12, r12, r1
   0x397f311c:	movt	r12, #0
   0x397f3118:	movw	r12, #20
   0x397f3114:	ldr	r1, [r12, #-0]
   0x397f3110:	add	r12, r12, r0
   0x397f310c:	movt	r12, #0
   0x397f3108:	movw	r12, #8
   0x397f3104:	ldr	r0, [r12, #-0]
   0x397f3100:	add	r12, r12, sp
   0x397f30fc:	movt	r12, #0
   0x397f30f8:	movw	r12, #4
   0x397f30f4:	nop	{0}
   0x397f30f0:	blx	r12
   0x397f30ec:	add	r12, pc, r12
   0x397f30e8:	movt	r12, #51	; 0x33
   0x397f30e4:	movw	r12, #10252	; 0x280c
   0x397f30e0:	nop	{0}
   0x397f30dc:	nop	{0}
   0x397f30d8:	nop	{0}
Dump of assembler code from 0x397f30d8 to 0x397f3918:
==> /scratch/nisbeta/MAXINE/maxine/maxine-tester/junit-tests/gdb_proc.txt <==
