//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0

.visible .entry Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0(
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_0,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_1,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_2,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_3,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_4,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_5,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_6,
	.param .u64 Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_7
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd1, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_6];
	ld.param.u64 	%rd8, [Fused_StridedSlice_split_BroadcastTo_inplace_assign_builder_BroadcastTo_inpla_more_parallel_14155731561067158104_kernel0_param_7];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 24;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_18;
	bra.uni 	BB0_1;

BB0_18:
	cvta.to.global.u64 	%rd15, %rd1;
	shl.b32 	%r9, %r2, 2;
	shl.b32 	%r10, %r1, 10;
	add.s32 	%r11, %r9, %r10;
	mul.wide.s32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd17];
	mul.hi.s32 	%r12, %r1, 715827883;
	shr.u32 	%r13, %r12, 31;
	shr.u32 	%r14, %r12, 2;
	add.s32 	%r15, %r14, %r13;
	mul.lo.s32 	%r16, %r15, 24;
	sub.s32 	%r17, %r1, %r16;
	shl.b32 	%r18, %r17, 10;
	shr.s32 	%r19, %r2, 31;
	shr.u32 	%r20, %r19, 24;
	add.s32 	%r21, %r2, %r20;
	and.b32  	%r22, %r21, -256;
	sub.s32 	%r23, %r2, %r22;
	shr.s32 	%r24, %r23, 31;
	shr.u32 	%r25, %r24, 25;
	add.s32 	%r26, %r23, %r25;
	shl.b32 	%r27, %r26, 2;
	and.b32  	%r28, %r27, -512;
	add.s32 	%r29, %r28, %r18;
	shr.u32 	%r30, %r19, 25;
	add.s32 	%r31, %r2, %r30;
	and.b32  	%r32, %r31, 1073741696;
	sub.s32 	%r33, %r2, %r32;
	shl.b32 	%r34, %r33, 2;
	add.s32 	%r35, %r29, %r34;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.s32 	%rd19, %r35, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.global.v4.f32 	[%rd20], {%f1, %f2, %f3, %f4};
	bra.uni 	BB0_19;

BB0_1:
	setp.lt.s32	%p2, %r1, 25;
	@%p2 bra 	BB0_16;
	bra.uni 	BB0_2;

BB0_16:
	setp.gt.s32	%p12, %r2, 0;
	@%p12 bra 	BB0_19;

	cvta.to.global.u64 	%rd14, %rd3;
	mov.u32 	%r8, 0;
	st.global.u32 	[%rd14], %r8;
	bra.uni 	BB0_19;

BB0_2:
	setp.lt.s32	%p3, %r1, 26;
	@%p3 bra 	BB0_14;
	bra.uni 	BB0_3;

BB0_14:
	setp.gt.s32	%p11, %r2, 0;
	@%p11 bra 	BB0_19;

	cvta.to.global.u64 	%rd13, %rd4;
	mov.u32 	%r7, 0;
	st.global.u32 	[%rd13], %r7;
	bra.uni 	BB0_19;

BB0_3:
	setp.lt.s32	%p4, %r1, 27;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	setp.gt.s32	%p10, %r2, 0;
	@%p10 bra 	BB0_19;

	cvta.to.global.u64 	%rd12, %rd5;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd12], %r6;
	bra.uni 	BB0_19;

BB0_4:
	setp.lt.s32	%p5, %r1, 28;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 0;
	@%p9 bra 	BB0_19;

	cvta.to.global.u64 	%rd11, %rd6;
	mov.u32 	%r5, 0;
	st.global.u32 	[%rd11], %r5;
	bra.uni 	BB0_19;

BB0_5:
	setp.lt.s32	%p6, %r1, 29;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 0;
	@%p8 bra 	BB0_19;

	cvta.to.global.u64 	%rd10, %rd7;
	mov.u32 	%r4, 0;
	st.global.u32 	[%rd10], %r4;
	bra.uni 	BB0_19;

BB0_6:
	setp.gt.s32	%p7, %r2, 0;
	@%p7 bra 	BB0_19;

	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r3, 0;
	st.global.u32 	[%rd9], %r3;

BB0_19:
	ret;
}


