Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 27 17:03:44 2024
| Host         : U211168 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.525        0.000                      0                  936        0.058        0.000                      0                  936        3.750        0.000                       0                   407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
PIN_CLOCK_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PIN_CLOCK_100        0.525        0.000                      0                  936        0.058        0.000                      0                  936        3.750        0.000                       0                   407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PIN_CLOCK_100
  To Clock:  PIN_CLOCK_100

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/uartrx0/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.924ns (43.313%)  route 5.136ns (56.687%))
  Logic Levels:           6  (LUT4=1 LUT5=4 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.441     9.499    Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/ADDRC0
    SLICE_X108Y41        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.652 f  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.875    10.528    Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y40        LUT5 (Prop_lut5_I0_O)        0.359    10.887 f  Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=4, routed)           0.573    11.460    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[6]
    SLICE_X107Y42        LUT5 (Prop_lut5_I3_O)        0.332    11.792 f  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2/O
                         net (fo=24, routed)          0.484    12.276    Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2_n_0
    SLICE_X109Y43        LUT4 (Prop_lut4_I3_O)        0.124    12.400 r  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_1__0/O
                         net (fo=13, routed)          0.804    13.204    Inst_wbm_uart_kcpsm6/uartrx0/data_present_lut/I3
    SLICE_X107Y43        LUT5 (Prop_lut5_I3_O)        0.150    13.354 r  Inst_wbm_uart_kcpsm6/uartrx0/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.765    14.119    Inst_wbm_uart_kcpsm6/uartrx0/pointer01_lut/I2
    SLICE_X104Y43        LUT5 (Prop_lut5_I2_O)        0.352    14.471 r  Inst_wbm_uart_kcpsm6/uartrx0/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.193    14.665    Inst_wbm_uart_kcpsm6/uartrx0/pointer_value_0
    SLICE_X105Y43        FDRE                                         r  Inst_wbm_uart_kcpsm6/uartrx0/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.623    15.106    Inst_wbm_uart_kcpsm6/uartrx0/CLK
    SLICE_X105Y43        FDRE                                         r  Inst_wbm_uart_kcpsm6/uartrx0/pointer0_flop/C
                         clock pessimism              0.431    15.537    
                         clock uncertainty           -0.035    15.502    
    SLICE_X105Y43        FDRE (Setup_fdre_C_D)       -0.312    15.190    Inst_wbm_uart_kcpsm6/uartrx0/pointer0_flop
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/uarttx0/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 4.099ns (44.654%)  route 5.080ns (55.346%))
  Logic Levels:           6  (LUT5=4 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.441     9.499    Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/ADDRC0
    SLICE_X108Y41        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.652 f  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.875    10.528    Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y40        LUT5 (Prop_lut5_I0_O)        0.359    10.887 f  Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=4, routed)           0.573    11.460    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[6]
    SLICE_X107Y42        LUT5 (Prop_lut5_I3_O)        0.332    11.792 f  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2/O
                         net (fo=24, routed)          0.622    12.414    Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2_n_0
    SLICE_X109Y41        LUT5 (Prop_lut5_I0_O)        0.118    12.532 r  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_1/O
                         net (fo=14, routed)          0.926    13.458    Inst_wbm_uart_kcpsm6/uarttx0/data_present_lut/I2
    SLICE_X109Y41        LUT5 (Prop_lut5_I2_O)        0.351    13.809 r  Inst_wbm_uart_kcpsm6/uarttx0/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.644    14.452    Inst_wbm_uart_kcpsm6/uarttx0/pointer01_lut/I2
    SLICE_X109Y41        LUT6 (Prop_lut6_I2_O)        0.332    14.784 r  Inst_wbm_uart_kcpsm6/uarttx0/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    14.784    Inst_wbm_uart_kcpsm6/uarttx0/pointer_value_1
    SLICE_X109Y41        FDRE                                         r  Inst_wbm_uart_kcpsm6/uarttx0/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.696    15.179    Inst_wbm_uart_kcpsm6/uarttx0/CLK
    SLICE_X109Y41        FDRE                                         r  Inst_wbm_uart_kcpsm6/uarttx0/pointer1_flop/C
                         clock pessimism              0.394    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X109Y41        FDRE (Setup_fdre_C_D)        0.031    15.569    Inst_wbm_uart_kcpsm6/uarttx0/pointer1_flop
  -------------------------------------------------------------------
                         required time                         15.569    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/uarttx0/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 4.128ns (44.829%)  route 5.080ns (55.172%))
  Logic Levels:           6  (LUT5=5 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.441     9.499    Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/ADDRC0
    SLICE_X108Y41        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.652 f  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.875    10.528    Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y40        LUT5 (Prop_lut5_I0_O)        0.359    10.887 f  Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=4, routed)           0.573    11.460    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[6]
    SLICE_X107Y42        LUT5 (Prop_lut5_I3_O)        0.332    11.792 f  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2/O
                         net (fo=24, routed)          0.622    12.414    Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2_n_0
    SLICE_X109Y41        LUT5 (Prop_lut5_I0_O)        0.118    12.532 r  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_1/O
                         net (fo=14, routed)          0.926    13.458    Inst_wbm_uart_kcpsm6/uarttx0/data_present_lut/I2
    SLICE_X109Y41        LUT5 (Prop_lut5_I2_O)        0.351    13.809 r  Inst_wbm_uart_kcpsm6/uarttx0/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.644    14.452    Inst_wbm_uart_kcpsm6/uarttx0/pointer01_lut/I2
    SLICE_X109Y41        LUT5 (Prop_lut5_I2_O)        0.361    14.813 r  Inst_wbm_uart_kcpsm6/uarttx0/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000    14.813    Inst_wbm_uart_kcpsm6/uarttx0/pointer_value_0
    SLICE_X109Y41        FDRE                                         r  Inst_wbm_uart_kcpsm6/uarttx0/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.696    15.179    Inst_wbm_uart_kcpsm6/uarttx0/CLK
    SLICE_X109Y41        FDRE                                         r  Inst_wbm_uart_kcpsm6/uarttx0/pointer0_flop/C
                         clock pessimism              0.394    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X109Y41        FDRE (Setup_fdre_C_D)        0.075    15.613    Inst_wbm_uart_kcpsm6/uarttx0/pointer0_flop
  -------------------------------------------------------------------
                         required time                         15.613    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 3.898ns (44.092%)  route 4.943ns (55.908%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.441     9.499    Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/ADDRC0
    SLICE_X108Y41        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.652 f  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.875    10.528    Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y40        LUT5 (Prop_lut5_I0_O)        0.359    10.887 f  Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=4, routed)           0.573    11.460    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[6]
    SLICE_X107Y42        LUT5 (Prop_lut5_I3_O)        0.332    11.792 f  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2/O
                         net (fo=24, routed)          0.484    12.276    Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2_n_0
    SLICE_X109Y43        LUT4 (Prop_lut4_I3_O)        0.124    12.400 r  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_1__0/O
                         net (fo=13, routed)          0.804    13.204    Inst_wbm_uart_kcpsm6/uartrx0/data_present_lut/I3
    SLICE_X107Y43        LUT5 (Prop_lut5_I3_O)        0.150    13.354 r  Inst_wbm_uart_kcpsm6/uartrx0/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.765    14.119    Inst_wbm_uart_kcpsm6/uartrx0/pointer01_lut/I2
    SLICE_X104Y43        LUT6 (Prop_lut6_I2_O)        0.326    14.445 r  Inst_wbm_uart_kcpsm6/uartrx0/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    14.445    Inst_wbm_uart_kcpsm6/uartrx0/pointer_value_1
    SLICE_X104Y43        FDRE                                         r  Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.623    15.106    Inst_wbm_uart_kcpsm6/uartrx0/CLK
    SLICE_X104Y43        FDRE                                         r  Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop/C
                         clock pessimism              0.431    15.537    
                         clock uncertainty           -0.035    15.502    
    SLICE_X104Y43        FDRE (Setup_fdre_C_D)        0.079    15.581    Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop
  -------------------------------------------------------------------
                         required time                         15.581    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.445ns (41.315%)  route 4.893ns (58.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.438     9.497    Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/ADDRA0
    SLICE_X108Y40        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.647 r  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.011    10.658    Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y39        LUT5 (Prop_lut5_I0_O)        0.356    11.014 r  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.170    12.183    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[0]
    SLICE_X106Y43        LUT4 (Prop_lut4_I2_O)        0.332    12.515 r  Inst_wbm_uart_kcpsm6/processor/CONTROL_WB_OUT[1]_i_2/O
                         net (fo=3, routed)           0.591    13.106    Inst_wbm_uart_kcpsm6/processor/ram_2k_generate.akv7.kcpsm6_rom_4
    SLICE_X106Y44        LUT3 (Prop_lut3_I0_O)        0.153    13.259 r  Inst_wbm_uart_kcpsm6/processor/DATA_WB_OUT_15_8[7]_i_1/O
                         net (fo=8, routed)           0.684    13.943    Inst_wbm_uart_kcpsm6/processor_n_22
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.698    15.181    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[0]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X106Y48        FDRE (Setup_fdre_C_CE)      -0.408    15.132    Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[0]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.445ns (41.315%)  route 4.893ns (58.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.438     9.497    Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/ADDRA0
    SLICE_X108Y40        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.647 r  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.011    10.658    Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y39        LUT5 (Prop_lut5_I0_O)        0.356    11.014 r  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.170    12.183    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[0]
    SLICE_X106Y43        LUT4 (Prop_lut4_I2_O)        0.332    12.515 r  Inst_wbm_uart_kcpsm6/processor/CONTROL_WB_OUT[1]_i_2/O
                         net (fo=3, routed)           0.591    13.106    Inst_wbm_uart_kcpsm6/processor/ram_2k_generate.akv7.kcpsm6_rom_4
    SLICE_X106Y44        LUT3 (Prop_lut3_I0_O)        0.153    13.259 r  Inst_wbm_uart_kcpsm6/processor/DATA_WB_OUT_15_8[7]_i_1/O
                         net (fo=8, routed)           0.684    13.943    Inst_wbm_uart_kcpsm6/processor_n_22
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.698    15.181    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[1]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X106Y48        FDRE (Setup_fdre_C_CE)      -0.408    15.132    Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[1]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.445ns (41.315%)  route 4.893ns (58.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.438     9.497    Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/ADDRA0
    SLICE_X108Y40        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.647 r  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.011    10.658    Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y39        LUT5 (Prop_lut5_I0_O)        0.356    11.014 r  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.170    12.183    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[0]
    SLICE_X106Y43        LUT4 (Prop_lut4_I2_O)        0.332    12.515 r  Inst_wbm_uart_kcpsm6/processor/CONTROL_WB_OUT[1]_i_2/O
                         net (fo=3, routed)           0.591    13.106    Inst_wbm_uart_kcpsm6/processor/ram_2k_generate.akv7.kcpsm6_rom_4
    SLICE_X106Y44        LUT3 (Prop_lut3_I0_O)        0.153    13.259 r  Inst_wbm_uart_kcpsm6/processor/DATA_WB_OUT_15_8[7]_i_1/O
                         net (fo=8, routed)           0.684    13.943    Inst_wbm_uart_kcpsm6/processor_n_22
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.698    15.181    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[2]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X106Y48        FDRE (Setup_fdre_C_CE)      -0.408    15.132    Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[2]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.445ns (41.315%)  route 4.893ns (58.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.438     9.497    Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/ADDRA0
    SLICE_X108Y40        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.647 r  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.011    10.658    Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y39        LUT5 (Prop_lut5_I0_O)        0.356    11.014 r  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.170    12.183    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[0]
    SLICE_X106Y43        LUT4 (Prop_lut4_I2_O)        0.332    12.515 r  Inst_wbm_uart_kcpsm6/processor/CONTROL_WB_OUT[1]_i_2/O
                         net (fo=3, routed)           0.591    13.106    Inst_wbm_uart_kcpsm6/processor/ram_2k_generate.akv7.kcpsm6_rom_4
    SLICE_X106Y44        LUT3 (Prop_lut3_I0_O)        0.153    13.259 r  Inst_wbm_uart_kcpsm6/processor/DATA_WB_OUT_15_8[7]_i_1/O
                         net (fo=8, routed)           0.684    13.943    Inst_wbm_uart_kcpsm6/processor_n_22
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.698    15.181    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[3]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X106Y48        FDRE (Setup_fdre_C_CE)      -0.408    15.132    Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[3]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.445ns (41.315%)  route 4.893ns (58.685%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.438     9.497    Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/ADDRA0
    SLICE_X108Y40        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.647 r  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.011    10.658    Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y39        LUT5 (Prop_lut5_I0_O)        0.356    11.014 r  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=43, routed)          1.170    12.183    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[0]
    SLICE_X106Y43        LUT4 (Prop_lut4_I2_O)        0.332    12.515 r  Inst_wbm_uart_kcpsm6/processor/CONTROL_WB_OUT[1]_i_2/O
                         net (fo=3, routed)           0.591    13.106    Inst_wbm_uart_kcpsm6/processor/ram_2k_generate.akv7.kcpsm6_rom_4
    SLICE_X106Y44        LUT3 (Prop_lut3_I0_O)        0.153    13.259 r  Inst_wbm_uart_kcpsm6/processor/DATA_WB_OUT_15_8[7]_i_1/O
                         net (fo=8, routed)           0.684    13.943    Inst_wbm_uart_kcpsm6/processor_n_22
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.698    15.181    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y48        FDRE                                         r  Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[4]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X106Y48        FDRE (Setup_fdre_C_CE)      -0.408    15.132    Inst_wbm_uart_kcpsm6/DATA_WB_OUT_15_8_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/uarttx0/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 3.742ns (43.261%)  route 4.908ns (56.739%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.842     5.605    Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X5Y8          RAMB36E1                                     r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.059 r  Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.441     9.499    Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/ADDRC0
    SLICE_X108Y41        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.652 f  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.875    10.528    Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X109Y40        LUT5 (Prop_lut5_I0_O)        0.359    10.887 f  Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=4, routed)           0.573    11.460    Inst_wbm_uart_kcpsm6/processor/PORTS_ID[6]
    SLICE_X107Y42        LUT5 (Prop_lut5_I3_O)        0.332    11.792 f  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2/O
                         net (fo=24, routed)          0.622    12.414    Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2_n_0
    SLICE_X109Y41        LUT5 (Prop_lut5_I0_O)        0.118    12.532 r  Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_1/O
                         net (fo=14, routed)          0.926    13.458    Inst_wbm_uart_kcpsm6/uarttx0/data_present_lut/I2
    SLICE_X109Y41        LUT6 (Prop_lut6_I2_O)        0.326    13.784 r  Inst_wbm_uart_kcpsm6/uarttx0/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.471    14.255    Inst_wbm_uart_kcpsm6/uarttx0/data_present_value
    SLICE_X109Y41        FDRE                                         r  Inst_wbm_uart_kcpsm6/uarttx0/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.696    15.179    Inst_wbm_uart_kcpsm6/uarttx0/CLK
    SLICE_X109Y41        FDRE                                         r  Inst_wbm_uart_kcpsm6/uarttx0/data_present_flop/C
                         clock pessimism              0.394    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X109Y41        FDRE (Setup_fdre_C_D)       -0.067    15.471    Inst_wbm_uart_kcpsm6/uarttx0/data_present_flop
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  1.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMD32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMS32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMS32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.610     1.557    Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X105Y39        FDRE                                         r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Inst_wbm_uart_kcpsm6/processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.938    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD0
    SLICE_X104Y39        RAMS32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.880     2.074    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X104Y39        RAMS32                                       r  Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.504     1.570    
    SLICE_X104Y39        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.880    Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/act_wb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.190ns (40.240%)  route 0.282ns (59.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.639     1.586    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y43        FDRE                                         r  Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg[0]/Q
                         net (fo=3, routed)           0.282     2.009    Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg_n_0_[0]
    SLICE_X108Y50        LUT5 (Prop_lut5_I3_O)        0.049     2.058 r  Inst_wbm_uart_kcpsm6/act_wb[1]_i_1/O
                         net (fo=1, routed)           0.000     2.058    Inst_wbm_uart_kcpsm6/act_wb[1]_i_1_n_0
    SLICE_X108Y50        FDRE                                         r  Inst_wbm_uart_kcpsm6/act_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.908     2.102    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X108Y50        FDRE                                         r  Inst_wbm_uart_kcpsm6/act_wb_reg[1]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.131     1.986    Inst_wbm_uart_kcpsm6/act_wb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/act_wb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.729%)  route 0.282ns (60.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.639     1.586    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X106Y43        FDRE                                         r  Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y43        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg[0]/Q
                         net (fo=3, routed)           0.282     2.009    Inst_wbm_uart_kcpsm6/CONTROL_WB_OUT_reg_n_0_[0]
    SLICE_X108Y50        LUT5 (Prop_lut5_I1_O)        0.045     2.054 r  Inst_wbm_uart_kcpsm6/act_wb[0]_i_1/O
                         net (fo=1, routed)           0.000     2.054    Inst_wbm_uart_kcpsm6/act_wb[0]_i_1_n_0
    SLICE_X108Y50        FDRE                                         r  Inst_wbm_uart_kcpsm6/act_wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.908     2.102    Inst_wbm_uart_kcpsm6/CLK
    SLICE_X108Y50        FDRE                                         r  Inst_wbm_uart_kcpsm6/act_wb_reg[0]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.121     1.976    Inst_wbm_uart_kcpsm6/act_wb_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PIN_CLOCK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIN_CLOCK_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y8    Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  PIN_CLOCK_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y50  Inst_wbm_uart_kcpsm6/ADDR_WB_LOWEST_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y50  Inst_wbm_uart_kcpsm6/ADDR_WB_LOWEST_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y50  Inst_wbm_uart_kcpsm6/ADDR_WB_LOWEST_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y49  Inst_wbm_uart_kcpsm6/UARTRX_EN_16_X_BAUD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y50  Inst_wbm_uart_kcpsm6/act_wb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y50  Inst_wbm_uart_kcpsm6/act_wb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y40  Inst_wbm_uart_kcpsm6/processor/address_loop[8].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y39  Inst_wbm_uart_kcpsm6/processor/address_loop[8].return_vector_flop/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y40  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y40  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y42  Inst_wbm_uart_kcpsm6/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y42  Inst_wbm_uart_kcpsm6/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y42  Inst_wbm_uart_kcpsm6/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y42  Inst_wbm_uart_kcpsm6/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y41  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y41  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y41  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y41  Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y40  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y40  Inst_wbm_uart_kcpsm6/processor/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y38  Inst_wbm_uart_kcpsm6/processor/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y38  Inst_wbm_uart_kcpsm6/processor/stack_ram_low/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y38  Inst_wbm_uart_kcpsm6/processor/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y38  Inst_wbm_uart_kcpsm6/processor/stack_ram_low/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y38  Inst_wbm_uart_kcpsm6/processor/stack_ram_low/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y38  Inst_wbm_uart_kcpsm6/processor/stack_ram_low/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y42  Inst_wbm_uart_kcpsm6/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y42  Inst_wbm_uart_kcpsm6/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK



