{
  "sha": "fa4957439907d7053dfa839c43c13e0eae5cef9d",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZmE0OTU3NDM5OTA3ZDcwNTNkZmE4MzljNDNjMTNlMGVhZTVjZWY5ZA==",
  "commit": {
    "author": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:32Z"
    },
    "committer": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:32Z"
    },
    "message": "MIPS/opcodes: Remove DMFC3 and DMTC3 instructions\n\nCoprocessor 3 has been removed from the MIPS ISA as from MIPS III[1][2]\nwith the LDC3 and SDC3 instructions having been replaced with LD and SD\ninstructions respectively and therefore the doubleword move instructions\nfrom and to that coprocessor have never materialized (for 32-bit ISAs\ncoprocessor 3 has likewise been removed as from MIPS32r2[3]).  Remove\nthe DMFC3 and DMTC3 instructions from the opcode table then to avoid\nconfusion.\n\nReferences:\n\n[1] Charles Price, \"MIPS IV Instruction Set\", MIPS Technologies, Inc.,\n    Revision 3.2, September, 1995, Section A 8.3.4 \"Coprocessor 3 - COP3\n    and CP3 load/store\", p. A-176\n\n[2] same, Table A-39 \"CPU Instruction Encoding - MIPS III Architecture\",\n    p. A-179\n\n[3] \"MIPS32 Architecture For Programmers, Volume II: The MIPS32\n    Instruction Set\", MIPS Technologies, Inc., Document Number: MD00086,\n    Revision 2.00, June 9, 2003, Table A-2 \"MIPS32 Encoding of the\n    Opcode Field\", p. 317\n\n\topcodes/\n\t* mips-opc.c (mips_builtin_opcodes): Remove \"dmfc3\" and \"dmtc3\"\n\tentries and associated comments.",
    "tree": {
      "sha": "2bad1388d5dba0d532081720f1d9fe35ee9fe969",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/2bad1388d5dba0d532081720f1d9fe35ee9fe969"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/fa4957439907d7053dfa839c43c13e0eae5cef9d",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/fa4957439907d7053dfa839c43c13e0eae5cef9d",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/fa4957439907d7053dfa839c43c13e0eae5cef9d",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/fa4957439907d7053dfa839c43c13e0eae5cef9d/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "270e2b7ddc265066ed1d201fbeca5c10fa3c6fc0",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/270e2b7ddc265066ed1d201fbeca5c10fa3c6fc0",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/270e2b7ddc265066ed1d201fbeca5c10fa3c6fc0"
    }
  ],
  "stats": {
    "total": 9,
    "additions": 5,
    "deletions": 4
  },
  "files": [
    {
      "sha": "955c4b3b531d0bc6ba25660d1b345cec83804f52",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fa4957439907d7053dfa839c43c13e0eae5cef9d/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fa4957439907d7053dfa839c43c13e0eae5cef9d/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=fa4957439907d7053dfa839c43c13e0eae5cef9d",
      "patch": "@@ -1,3 +1,8 @@\n+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n+\n+\t* mips-opc.c (mips_builtin_opcodes): Remove \"dmfc3\" and \"dmtc3\"\n+\tentries and associated comments.\n+\n 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n \n \t* mips-opc.c (mips_builtin_opcodes): Move the \"rfe\" entry ahead"
    },
    {
      "sha": "a80e98164bfc43a22897e6478c32d49141f66008",
      "filename": "opcodes/mips-opc.c",
      "status": "modified",
      "additions": 0,
      "deletions": 4,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/fa4957439907d7053dfa839c43c13e0eae5cef9d/opcodes/mips-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/fa4957439907d7053dfa839c43c13e0eae5cef9d/opcodes/mips-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/mips-opc.c?ref=fa4957439907d7053dfa839c43c13e0eae5cef9d",
      "patch": "@@ -1112,8 +1112,6 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"dmtc1\",\t\t\"t,G\",\t\t0x44a00000, 0xffe007ff, RD_1|WR_2|CM|FP_D,     0,\t\tI3,\t\t0,\tSF },\n /* dmfc2 is at the bottom of the table.  */\n /* dmtc2 is at the bottom of the table.  */\n-/* dmfc3 is at the bottom of the table.  */\n-/* dmtc3 is at the bottom of the table.  */\n {\"dmuh\",\t\t\"d,s,t\",\t0x000000dc, 0xfc0007ff, WR_1|RD_2|RD_3,\t\t0,\t\tI69,\t\t0,\t0 },\n {\"dmul\",\t\t\"d,s,t\",\t0x0000009c, 0xfc0007ff, WR_1|RD_2|RD_3,\t\t0,\t\tI69,\t\t0,\t0 },\n {\"dmul\",\t\t\"d,v,t\",\t0x70000003, 0xfc0007ff, WR_1|RD_2|RD_3|WR_HILO,\t0,\t\tIOCT,\t\t0,\t0 },\n@@ -2161,8 +2159,6 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"bc3tl\",\t\t\"p\",\t\t0x4d030000, 0xffff0000,\tRD_CC|CBL,\t\t0,\t\tI2|T3,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n {\"cfc3\",\t\t\"t,g\",\t\t0x4c400000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n {\"ctc3\",\t\t\"t,g\",\t\t0x4cc00000, 0xffe007ff,\tRD_1|WR_CC|CM,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"dmfc3\",\t\t\"t,G\",\t\t0x4c200000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI3,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n-{\"dmtc3\",\t\t\"t,G\",\t\t0x4ca00000, 0xffe007ff,\tRD_1|WR_C3|WR_CC|CM,\t0,\t\tI3,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n {\"mfc3\",\t\t\"t,G\",\t\t0x4c000000, 0xffe007ff,\tWR_1|RD_C3|LC,\t\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n {\"mfc3\",\t\t\"t,G,H\",\t0x4c000000, 0xffe007f8,\tWR_1|RD_C3|LC,\t\t0,\t\tI32,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },\n {\"mtc3\",\t\t\"t,G\",\t\t0x4c800000, 0xffe007ff,\tRD_1|WR_C3|WR_CC|CM,\t0,\t\tI1,\t\t0,\tIOCT|IOCTP|IOCT2|EE|I37 },"
    }
  ]
}