<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_15_1'" level="0">
<item name = "Date">Fri Jul  5 07:59:18 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">kernel_wrapper</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.648 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, 20, 0.100 us, 0.100 us, 2, 2, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="myproject_U0">myproject, 20, 20, 0.100 us, 0.100 us, 2, 2, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 1087, 15522, 88137, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 36, 1, 20, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 12, ~0, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="myproject_U0">myproject, 8, 1087, 15522, 88137, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_buf_address0">out, 13, ap_memory, in_buf, array</column>
<column name="in_buf_ce0">out, 1, ap_memory, in_buf, array</column>
<column name="in_buf_d0">out, 256, ap_memory, in_buf, array</column>
<column name="in_buf_q0">in, 256, ap_memory, in_buf, array</column>
<column name="in_buf_we0">out, 1, ap_memory, in_buf, array</column>
<column name="in_buf_address1">out, 13, ap_memory, in_buf, array</column>
<column name="in_buf_ce1">out, 1, ap_memory, in_buf, array</column>
<column name="in_buf_d1">out, 256, ap_memory, in_buf, array</column>
<column name="in_buf_q1">in, 256, ap_memory, in_buf, array</column>
<column name="in_buf_we1">out, 1, ap_memory, in_buf, array</column>
<column name="i">in, 14, ap_none, i, scalar</column>
<column name="i_ap_vld">in, 1, ap_none, i, scalar</column>
<column name="out_buf_0_address0">out, 13, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_ce0">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_d0">out, 16, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_q0">in, 16, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_we0">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_address1">out, 13, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_ce1">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_d1">out, 16, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_q1">in, 16, ap_memory, out_buf_0, array</column>
<column name="out_buf_0_we1">out, 1, ap_memory, out_buf_0, array</column>
<column name="out_buf_1_address0">out, 13, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_ce0">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_d0">out, 16, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_q0">in, 16, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_we0">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_address1">out, 13, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_ce1">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_d1">out, 16, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_q1">in, 16, ap_memory, out_buf_1, array</column>
<column name="out_buf_1_we1">out, 1, ap_memory, out_buf_1, array</column>
<column name="out_buf_2_address0">out, 13, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_ce0">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_d0">out, 16, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_q0">in, 16, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_we0">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_address1">out, 13, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_ce1">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_d1">out, 16, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_q1">in, 16, ap_memory, out_buf_2, array</column>
<column name="out_buf_2_we1">out, 1, ap_memory, out_buf_2, array</column>
<column name="out_buf_3_address0">out, 13, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_ce0">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_d0">out, 16, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_q0">in, 16, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_we0">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_address1">out, 13, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_ce1">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_d1">out, 16, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_q1">in, 16, ap_memory, out_buf_3, array</column>
<column name="out_buf_3_we1">out, 1, ap_memory, out_buf_3, array</column>
<column name="out_buf_4_address0">out, 13, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_ce0">out, 1, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_d0">out, 16, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_q0">in, 16, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_we0">out, 1, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_address1">out, 13, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_ce1">out, 1, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_d1">out, 16, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_q1">in, 16, ap_memory, out_buf_4, array</column>
<column name="out_buf_4_we1">out, 1, ap_memory, out_buf_4, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="in_buf_empty_n">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="in_buf_read">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_0_full_n">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_0_write">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_1_full_n">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_1_write">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_2_full_n">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_2_write">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_3_full_n">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_3_write">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_4_full_n">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="out_buf_4_write">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_15_1, return value</column>
</table>
</item>
</section>
</profile>
