--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_uart.twx vga_uart.ncd -o vga_uart.twr vga_uart.pcf
-ucf Nexys3_Master.ucf

Design file:              vga_uart.ncd
Physical constraint file: vga_uart.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1967 paths analyzed, 451 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.067ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/tx_data_tmp_2 (SLICE_X22Y31.A5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/tx_data_cnt_0 (FF)
  Destination:          XLXI_2/tx_data_tmp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.431 - 0.442)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/tx_data_cnt_0 to XLXI_2/tx_data_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AMUX    Tshcko                0.461   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/tx_data_cnt_0
    SLICE_X19Y44.C3      net (fanout=2)        0.459   XLXI_2/tx_data_cnt<0>
    SLICE_X19Y44.CMUX    Tilo                  0.313   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/Mmux__n0335321
    SLICE_X22Y31.C4      net (fanout=4)        1.398   XLXI_2/Mmux__n033532
    SLICE_X22Y31.C       Tilo                  0.204   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT111
    SLICE_X22Y31.A5      net (fanout=3)        0.897   XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT11
    SLICE_X22Y31.CLK     Tas                   0.289   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT31
                                                       XLXI_2/tx_data_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.267ns logic, 2.754ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/tx_data_cnt_1 (FF)
  Destination:          XLXI_2/tx_data_tmp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.431 - 0.442)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/tx_data_cnt_1 to XLXI_2/tx_data_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.391   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/tx_data_cnt_1
    SLICE_X19Y44.C4      net (fanout=2)        0.463   XLXI_2/tx_data_cnt<1>
    SLICE_X19Y44.CMUX    Tilo                  0.313   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/Mmux__n0335321
    SLICE_X22Y31.C4      net (fanout=4)        1.398   XLXI_2/Mmux__n033532
    SLICE_X22Y31.C       Tilo                  0.204   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT111
    SLICE_X22Y31.A5      net (fanout=3)        0.897   XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT11
    SLICE_X22Y31.CLK     Tas                   0.289   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT31
                                                       XLXI_2/tx_data_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.197ns logic, 2.758ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/tx_data_cnt_2 (FF)
  Destination:          XLXI_2/tx_data_tmp_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.431 - 0.442)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/tx_data_cnt_2 to XLXI_2/tx_data_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.CQ      Tcko                  0.391   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/tx_data_cnt_2
    SLICE_X19Y44.C5      net (fanout=1)        0.165   XLXI_2/tx_data_cnt<2>
    SLICE_X19Y44.CMUX    Tilo                  0.313   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/Mmux__n0335321
    SLICE_X22Y31.C4      net (fanout=4)        1.398   XLXI_2/Mmux__n033532
    SLICE_X22Y31.C       Tilo                  0.204   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT111
    SLICE_X22Y31.A5      net (fanout=3)        0.897   XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT11
    SLICE_X22Y31.CLK     Tas                   0.289   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT31
                                                       XLXI_2/tx_data_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (1.197ns logic, 2.460ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/tx_data_tmp_3 (SLICE_X22Y31.A5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/tx_data_cnt_0 (FF)
  Destination:          XLXI_2/tx_data_tmp_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.431 - 0.442)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/tx_data_cnt_0 to XLXI_2/tx_data_tmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AMUX    Tshcko                0.461   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/tx_data_cnt_0
    SLICE_X19Y44.C3      net (fanout=2)        0.459   XLXI_2/tx_data_cnt<0>
    SLICE_X19Y44.CMUX    Tilo                  0.313   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/Mmux__n0335321
    SLICE_X22Y31.C4      net (fanout=4)        1.398   XLXI_2/Mmux__n033532
    SLICE_X22Y31.C       Tilo                  0.204   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT111
    SLICE_X22Y31.A5      net (fanout=3)        0.897   XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT11
    SLICE_X22Y31.CLK     Tas                   0.154   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT41
                                                       XLXI_2/tx_data_tmp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.132ns logic, 2.754ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/tx_data_cnt_1 (FF)
  Destination:          XLXI_2/tx_data_tmp_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.431 - 0.442)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/tx_data_cnt_1 to XLXI_2/tx_data_tmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AQ      Tcko                  0.391   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/tx_data_cnt_1
    SLICE_X19Y44.C4      net (fanout=2)        0.463   XLXI_2/tx_data_cnt<1>
    SLICE_X19Y44.CMUX    Tilo                  0.313   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/Mmux__n0335321
    SLICE_X22Y31.C4      net (fanout=4)        1.398   XLXI_2/Mmux__n033532
    SLICE_X22Y31.C       Tilo                  0.204   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT111
    SLICE_X22Y31.A5      net (fanout=3)        0.897   XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT11
    SLICE_X22Y31.CLK     Tas                   0.154   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT41
                                                       XLXI_2/tx_data_tmp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.062ns logic, 2.758ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/tx_data_cnt_2 (FF)
  Destination:          XLXI_2/tx_data_tmp_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.431 - 0.442)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/tx_data_cnt_2 to XLXI_2/tx_data_tmp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.CQ      Tcko                  0.391   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/tx_data_cnt_2
    SLICE_X19Y44.C5      net (fanout=1)        0.165   XLXI_2/tx_data_cnt<2>
    SLICE_X19Y44.CMUX    Tilo                  0.313   XLXI_2/tx_data_cnt<2>
                                                       XLXI_2/Mmux__n0335321
    SLICE_X22Y31.C4      net (fanout=4)        1.398   XLXI_2/Mmux__n033532
    SLICE_X22Y31.C       Tilo                  0.204   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT111
    SLICE_X22Y31.A5      net (fanout=3)        0.897   XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT11
    SLICE_X22Y31.CLK     Tas                   0.154   XLXI_2/tx_data_tmp<0>
                                                       XLXI_2/Mmux_tx_data_tmp[7]_tx_fsm[2]_mux_23_OUT41
                                                       XLXI_2/tx_data_tmp_3
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.062ns logic, 2.460ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/rx_clk_cnt_0 (SLICE_X29Y9.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rx_clk_en (FF)
  Destination:          XLXI_2/rx_clk_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.262 - 0.307)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rx_clk_en to XLXI_2/rx_clk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y12.BQ      Tcko                  0.408   XLXI_2/rx_clk_en
                                                       XLXI_2/rx_clk_en
    SLICE_X29Y7.A2       net (fanout=9)        1.594   XLXI_2/rx_clk_en
    SLICE_X29Y7.A        Tilo                  0.259   XLXI_2/rx_debounceer.deb_buf<3>
                                                       XLXI_2/_n0386_inv1
    SLICE_X29Y9.CE       net (fanout=2)        0.988   XLXI_2/_n0386_inv
    SLICE_X29Y9.CLK      Tceck                 0.363   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
                                                       XLXI_2/rx_clk_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (1.030ns logic, 2.582ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rx_clk_cnt_1 (FF)
  Destination:          XLXI_2/rx_clk_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rx_clk_cnt_1 to XLXI_2/rx_clk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AMUX     Tshcko                0.455   XLXI_2/rx_clk_cnt<3>
                                                       XLXI_2/rx_clk_cnt_1
    SLICE_X29Y9.D1       net (fanout=3)        0.502   XLXI_2/rx_clk_cnt<1>
    SLICE_X29Y9.D        Tilo                  0.259   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
                                                       XLXI_2/Madd_rx_clk_cnt[4]_GND_18_o_add_53_OUT_cy<2>11
    SLICE_X29Y7.A3       net (fanout=8)        0.540   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
    SLICE_X29Y7.A        Tilo                  0.259   XLXI_2/rx_debounceer.deb_buf<3>
                                                       XLXI_2/_n0386_inv1
    SLICE_X29Y9.CE       net (fanout=2)        0.988   XLXI_2/_n0386_inv
    SLICE_X29Y9.CLK      Tceck                 0.363   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
                                                       XLXI_2/rx_clk_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.336ns logic, 2.030ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rx_clk_cnt_0 (FF)
  Destination:          XLXI_2/rx_clk_cnt_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rx_clk_cnt_0 to XLXI_2/rx_clk_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y9.DMUX     Tshcko                0.461   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
                                                       XLXI_2/rx_clk_cnt_0
    SLICE_X29Y9.D2       net (fanout=3)        0.444   XLXI_2/rx_clk_cnt<0>
    SLICE_X29Y9.D        Tilo                  0.259   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
                                                       XLXI_2/Madd_rx_clk_cnt[4]_GND_18_o_add_53_OUT_cy<2>11
    SLICE_X29Y7.A3       net (fanout=8)        0.540   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
    SLICE_X29Y7.A        Tilo                  0.259   XLXI_2/rx_debounceer.deb_buf<3>
                                                       XLXI_2/_n0386_inv1
    SLICE_X29Y9.CE       net (fanout=2)        0.988   XLXI_2/_n0386_inv
    SLICE_X29Y9.CLK      Tceck                 0.363   XLXI_2/GND_18_o_GND_18_o_equal_40_o<4>1
                                                       XLXI_2/rx_clk_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (1.342ns logic, 1.972ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/rx_debounceer.deb_buf_3 (SLICE_X29Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/rx_debounceer.deb_buf_2 (FF)
  Destination:          XLXI_2/rx_debounceer.deb_buf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/rx_debounceer.deb_buf_2 to XLXI_2/rx_debounceer.deb_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y7.CQ       Tcko                  0.198   XLXI_2/rx_debounceer.deb_buf<3>
                                                       XLXI_2/rx_debounceer.deb_buf_2
    SLICE_X29Y7.DX       net (fanout=2)        0.136   XLXI_2/rx_debounceer.deb_buf<2>
    SLICE_X29Y7.CLK      Tckdi       (-Th)    -0.059   XLXI_2/rx_debounceer.deb_buf<3>
                                                       XLXI_2/rx_debounceer.deb_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_13/tx_fsm_FSM_FFd1 (SLICE_X16Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_13/tx_fsm_FSM_FFd1 (FF)
  Destination:          XLXI_13/tx_fsm_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_13/tx_fsm_FSM_FFd1 to XLXI_13/tx_fsm_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.200   XLXI_13/tx_fsm_FSM_FFd2
                                                       XLXI_13/tx_fsm_FSM_FFd1
    SLICE_X16Y48.A6      net (fanout=3)        0.029   XLXI_13/tx_fsm_FSM_FFd1
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.190   XLXI_13/tx_fsm_FSM_FFd2
                                                       XLXI_13/tx_fsm_FSM_FFd1-In1
                                                       XLXI_13/tx_fsm_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/rx_data_deb (SLICE_X28Y7.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/rx_data_deb (FF)
  Destination:          XLXI_2/rx_data_deb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    CLOCK_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/rx_data_deb to XLXI_2/rx_data_deb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.DQ       Tcko                  0.200   XLXI_2/rx_data_deb
                                                       XLXI_2/rx_data_deb
    SLICE_X28Y7.D6       net (fanout=4)        0.032   XLXI_2/rx_data_deb
    SLICE_X28Y7.CLK      Tah         (-Th)    -0.190   XLXI_2/rx_data_deb
                                                       XLXI_2/rx_data_deb_rstpot
                                                       XLXI_2/rx_data_deb
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_1/C2/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_1/C2/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: CLOCK_100_BUFGP
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_1/C2/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_1/C2/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: CLOCK_100_BUFGP
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: XLXI_1/C2/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_1/C2/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: CLOCK_100_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_1_CLK5MHZ = PERIOD TIMEGRP "XLXI_1_CLK5MHZ" 
TS_sys_clk_pin * 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16321 paths analyzed, 96 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.039ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/C3/cnt_23 (SLICE_X27Y31.A1), 396 paths
--------------------------------------------------------------------------------
Slack (setup path):     192.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_27 (FF)
  Destination:          XLXI_1/C3/cnt_23 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.266 - 0.287)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_27 to XLXI_1/C3/cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   XLXI_1/C3/cnt<30>
                                                       XLXI_1/C3/cnt_27
    SLICE_X26Y28.A1      net (fanout=5)        1.264   XLXI_1/C3/cnt<27>
    SLICE_X26Y28.BMUX    Topab                 0.497   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lut<4>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.A1      net (fanout=31)       1.610   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT321
                                                       XLXI_1/C3/cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      6.849ns (1.672ns logic, 5.177ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     192.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_27 (FF)
  Destination:          XLXI_1/C3/cnt_23 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.266 - 0.287)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_27 to XLXI_1/C3/cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   XLXI_1/C3/cnt<30>
                                                       XLXI_1/C3/cnt_27
    SLICE_X26Y28.A1      net (fanout=5)        1.264   XLXI_1/C3/cnt<27>
    SLICE_X26Y28.BMUX    Topab                 0.487   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lutdi4
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.A1      net (fanout=31)       1.610   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT321
                                                       XLXI_1/C3/cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (1.662ns logic, 5.177ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     193.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_19 (FF)
  Destination:          XLXI_1/C3/cnt_23 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.808ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.266 - 0.286)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_19 to XLXI_1/C3/cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y30.AQ      Tcko                  0.391   XLXI_1/C3/cnt<22>
                                                       XLXI_1/C3/cnt_19
    SLICE_X26Y27.D1      net (fanout=5)        1.175   XLXI_1/C3/cnt<19>
    SLICE_X26Y27.COUT    Topcyd                0.274   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lutdi3
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
    SLICE_X26Y28.CIN     net (fanout=1)        0.003   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
    SLICE_X26Y28.BMUX    Tcinb                 0.268   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.A1      net (fanout=31)       1.610   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT321
                                                       XLXI_1/C3/cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (1.717ns logic, 5.091ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C3/cnt_25 (SLICE_X27Y31.C4), 396 paths
--------------------------------------------------------------------------------
Slack (setup path):     193.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_27 (FF)
  Destination:          XLXI_1/C3/cnt_25 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.709ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.266 - 0.287)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_27 to XLXI_1/C3/cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   XLXI_1/C3/cnt<30>
                                                       XLXI_1/C3/cnt_27
    SLICE_X26Y28.A1      net (fanout=5)        1.264   XLXI_1/C3/cnt<27>
    SLICE_X26Y28.BMUX    Topab                 0.497   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lut<4>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.C4      net (fanout=31)       1.470   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT361
                                                       XLXI_1/C3/cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      6.709ns (1.672ns logic, 5.037ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     193.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_27 (FF)
  Destination:          XLXI_1/C3/cnt_25 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.266 - 0.287)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_27 to XLXI_1/C3/cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   XLXI_1/C3/cnt<30>
                                                       XLXI_1/C3/cnt_27
    SLICE_X26Y28.A1      net (fanout=5)        1.264   XLXI_1/C3/cnt<27>
    SLICE_X26Y28.BMUX    Topab                 0.487   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lutdi4
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.C4      net (fanout=31)       1.470   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT361
                                                       XLXI_1/C3/cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      6.699ns (1.662ns logic, 5.037ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     193.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_19 (FF)
  Destination:          XLXI_1/C3/cnt_25 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.266 - 0.286)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_19 to XLXI_1/C3/cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y30.AQ      Tcko                  0.391   XLXI_1/C3/cnt<22>
                                                       XLXI_1/C3/cnt_19
    SLICE_X26Y27.D1      net (fanout=5)        1.175   XLXI_1/C3/cnt<19>
    SLICE_X26Y27.COUT    Topcyd                0.274   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lutdi3
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
    SLICE_X26Y28.CIN     net (fanout=1)        0.003   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
    SLICE_X26Y28.BMUX    Tcinb                 0.268   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.C4      net (fanout=31)       1.470   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT361
                                                       XLXI_1/C3/cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.717ns logic, 4.951ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C3/cnt_26 (SLICE_X27Y31.D4), 396 paths
--------------------------------------------------------------------------------
Slack (setup path):     193.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_27 (FF)
  Destination:          XLXI_1/C3/cnt_26 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.266 - 0.287)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_27 to XLXI_1/C3/cnt_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   XLXI_1/C3/cnt<30>
                                                       XLXI_1/C3/cnt_27
    SLICE_X26Y28.A1      net (fanout=5)        1.264   XLXI_1/C3/cnt<27>
    SLICE_X26Y28.BMUX    Topab                 0.497   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lut<4>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.D4      net (fanout=31)       1.410   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT381
                                                       XLXI_1/C3/cnt_26
    -------------------------------------------------  ---------------------------
    Total                                      6.649ns (1.672ns logic, 4.977ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     193.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_27 (FF)
  Destination:          XLXI_1/C3/cnt_26 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.639ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.266 - 0.287)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_27 to XLXI_1/C3/cnt_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.AQ      Tcko                  0.391   XLXI_1/C3/cnt<30>
                                                       XLXI_1/C3/cnt_27
    SLICE_X26Y28.A1      net (fanout=5)        1.264   XLXI_1/C3/cnt<27>
    SLICE_X26Y28.BMUX    Topab                 0.487   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lutdi4
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.D4      net (fanout=31)       1.410   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT381
                                                       XLXI_1/C3/cnt_26
    -------------------------------------------------  ---------------------------
    Total                                      6.639ns (1.662ns logic, 4.977ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     193.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C3/cnt_19 (FF)
  Destination:          XLXI_1/C3/cnt_26 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.608ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.266 - 0.286)
  Source Clock:         XLXI_1/CLK5MHZ rising at 0.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.330ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C3/cnt_19 to XLXI_1/C3/cnt_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y30.AQ      Tcko                  0.391   XLXI_1/C3/cnt<22>
                                                       XLXI_1/C3/cnt_19
    SLICE_X26Y27.D1      net (fanout=5)        1.175   XLXI_1/C3/cnt<19>
    SLICE_X26Y27.COUT    Topcyd                0.274   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_lutdi3
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
    SLICE_X26Y28.CIN     net (fanout=1)        0.003   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<3>
    SLICE_X26Y28.BMUX    Tcinb                 0.268   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
                                                       XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D2      net (fanout=14)       1.332   XLXI_1/C3/Mcompar_cnt[30]_GND_17_o_LessThan_77_o_cy<5>
    SLICE_X30Y27.D       Tilo                  0.203   XLXI_1/C3/SEG<6>
                                                       XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o12111
    SLICE_X29Y25.A5      net (fanout=6)        0.971   XLXI_1/C3/cnt[30]_GND_17_o_LessThan_77_o1211
    SLICE_X29Y25.A       Tilo                  0.259   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT1014
    SLICE_X27Y31.D4      net (fanout=31)       1.410   XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT101
    SLICE_X27Y31.CLK     Tas                   0.322   XLXI_1/C3/cnt<26>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT381
                                                       XLXI_1/C3/cnt_26
    -------------------------------------------------  ---------------------------
    Total                                      6.608ns (1.717ns logic, 4.891ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_1_CLK5MHZ = PERIOD TIMEGRP "XLXI_1_CLK5MHZ" TS_sys_clk_pin * 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/C3/cnt_1 (SLICE_X29Y25.C1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_0 (FF)
  Destination:          XLXI_1/C3/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_0 to XLXI_1/C3/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.198   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/cnt_0
    SLICE_X28Y25.A5      net (fanout=1)        0.047   XLXI_1/C3/cnt<0>
    SLICE_X28Y25.BMUX    Topab                 0.267   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_lut<0>_INV_0
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
    SLICE_X29Y25.C1      net (fanout=1)        0.246   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<1>
    SLICE_X29Y25.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT241
                                                       XLXI_1/C3/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.680ns logic, 0.293ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_1 (FF)
  Destination:          XLXI_1/C3/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.019ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_1 to XLXI_1/C3/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.CQ      Tcko                  0.198   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/cnt_1
    SLICE_X28Y25.B4      net (fanout=1)        0.120   XLXI_1/C3/cnt<1>
    SLICE_X28Y25.BMUX    Topbb                 0.240   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
                                                       XLXI_1/C3/cnt<1>_rt
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
    SLICE_X29Y25.C1      net (fanout=1)        0.246   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<1>
    SLICE_X29Y25.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT241
                                                       XLXI_1/C3/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.653ns logic, 0.366ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C3/cnt_13 (SLICE_X27Y28.C6), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_13 (FF)
  Destination:          XLXI_1/C3/cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_13 to XLXI_1/C3/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.CQ      Tcko                  0.198   XLXI_1/C3/cnt<14>
                                                       XLXI_1/C3/cnt_13
    SLICE_X28Y28.B5      net (fanout=5)        0.197   XLXI_1/C3/cnt<13>
    SLICE_X28Y28.BMUX    Topbb                 0.240   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<15>
                                                       XLXI_1/C3/cnt<13>_rt
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<15>
    SLICE_X27Y28.C6      net (fanout=1)        0.127   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<13>
    SLICE_X27Y28.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<14>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT102
                                                       XLXI_1/C3/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.653ns logic, 0.324ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_8 (FF)
  Destination:          XLXI_1/C3/cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.097 - 0.098)
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_8 to XLXI_1/C3/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y27.BQ      Tcko                  0.198   XLXI_1/C3/cnt<10>
                                                       XLXI_1/C3/cnt_8
    SLICE_X28Y27.A5      net (fanout=5)        0.065   XLXI_1/C3/cnt<8>
    SLICE_X28Y27.COUT    Topcya                0.265   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<11>
                                                       XLXI_1/C3/cnt<8>_rt
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<11>
    SLICE_X28Y28.CIN     net (fanout=1)        0.001   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<11>
    SLICE_X28Y28.BMUX    Tcinb                 0.155   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<15>
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<15>
    SLICE_X27Y28.C6      net (fanout=1)        0.127   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<13>
    SLICE_X27Y28.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<14>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT102
                                                       XLXI_1/C3/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.833ns logic, 0.193ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_12 (FF)
  Destination:          XLXI_1/C3/cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.032ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_12 to XLXI_1/C3/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.BQ      Tcko                  0.198   XLXI_1/C3/cnt<14>
                                                       XLXI_1/C3/cnt_12
    SLICE_X28Y28.A4      net (fanout=5)        0.225   XLXI_1/C3/cnt<12>
    SLICE_X28Y28.BMUX    Topab                 0.267   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<15>
                                                       XLXI_1/C3/cnt<12>_rt
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<15>
    SLICE_X27Y28.C6      net (fanout=1)        0.127   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<13>
    SLICE_X27Y28.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<14>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT102
                                                       XLXI_1/C3/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      1.032ns (0.680ns logic, 0.352ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C3/cnt_5 (SLICE_X29Y26.C1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_4 (FF)
  Destination:          XLXI_1/C3/cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_4 to XLXI_1/C3/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.BQ      Tcko                  0.198   XLXI_1/C3/cnt<6>
                                                       XLXI_1/C3/cnt_4
    SLICE_X28Y26.A5      net (fanout=3)        0.056   XLXI_1/C3/cnt<4>
    SLICE_X28Y26.BMUX    Topab                 0.267   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<7>
                                                       XLXI_1/C3/cnt<4>_rt
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<7>
    SLICE_X29Y26.C1      net (fanout=1)        0.246   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<5>
    SLICE_X29Y26.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<6>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT541
                                                       XLXI_1/C3/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.680ns logic, 0.302ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_5 (FF)
  Destination:          XLXI_1/C3/cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_5 to XLXI_1/C3/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.CQ      Tcko                  0.198   XLXI_1/C3/cnt<6>
                                                       XLXI_1/C3/cnt_5
    SLICE_X28Y26.B4      net (fanout=4)        0.129   XLXI_1/C3/cnt<5>
    SLICE_X28Y26.BMUX    Topbb                 0.240   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<7>
                                                       XLXI_1/C3/cnt<5>_rt
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<7>
    SLICE_X29Y26.C1      net (fanout=1)        0.246   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<5>
    SLICE_X29Y26.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<6>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT541
                                                       XLXI_1/C3/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.653ns logic, 0.375ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C3/cnt_0 (FF)
  Destination:          XLXI_1/C3/cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         XLXI_1/CLK5MHZ rising at 200.000ns
  Destination Clock:    XLXI_1/CLK5MHZ rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C3/cnt_0 to XLXI_1/C3/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y25.BQ      Tcko                  0.198   XLXI_1/C3/cnt<2>
                                                       XLXI_1/C3/cnt_0
    SLICE_X28Y25.A5      net (fanout=1)        0.047   XLXI_1/C3/cnt<0>
    SLICE_X28Y25.COUT    Topcya                0.265   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_lut<0>_INV_0
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
    SLICE_X28Y26.CIN     net (fanout=1)        0.001   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<3>
    SLICE_X28Y26.BMUX    Tcinb                 0.155   XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<7>
                                                       XLXI_1/C3/Madd_cnt[30]_GND_17_o_add_0_OUT_cy<7>
    SLICE_X29Y26.C1      net (fanout=1)        0.246   XLXI_1/C3/cnt[30]_GND_17_o_add_0_OUT<5>
    SLICE_X29Y26.CLK     Tah         (-Th)    -0.215   XLXI_1/C3/cnt<6>
                                                       XLXI_1/C3/Mmux_cnt[30]_GND_17_o_mux_118_OUT541
                                                       XLXI_1/C3/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.833ns logic, 0.294ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_1_CLK5MHZ = PERIOD TIMEGRP "XLXI_1_CLK5MHZ" TS_sys_clk_pin * 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 199.570ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/C3/COMMAND<5>/CLK
  Logical resource: XLXI_1/C3/COMMAND_5/CK
  Location pin: SLICE_X24Y31.CLK
  Clock network: XLXI_1/CLK5MHZ
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_1/C3/COMMAND<4>/CLK
  Logical resource: XLXI_1/C3/COMMAND_3/CK
  Location pin: SLICE_X26Y31.CLK
  Clock network: XLXI_1/CLK5MHZ
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: XLXI_1/C3/COMMAND<4>/CLK
  Logical resource: XLXI_1/C3/COMMAND_4/CK
  Location pin: SLICE_X26Y31.CLK
  Clock network: XLXI_1/CLK5MHZ
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_1_VGACLK = PERIOD TIMEGRP "XLXI_1_VGACLK" 
TS_sys_clk_pin * 0.857142857         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4313 paths analyzed, 209 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.035ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/C1/B_0 (SLICE_X22Y17.C5), 164 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_1 (FF)
  Destination:          XLXI_1/C1/B_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.138ns (Levels of Logic = 2)
  Clock Path Skew:      1.298ns (2.161 - 0.863)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: XLXI_15/ALERT_1 to XLXI_1/C1/B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AMUX    Tshcko                0.461   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_1
    SLICE_X21Y17.D5      net (fanout=3)        0.758   XLXI_15/ALERT<1>
    SLICE_X21Y17.D       Tilo                  0.259   N19
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_142_OUT<0>_SW0
    SLICE_X22Y17.C5      net (fanout=1)        0.371   N19
    SLICE_X22Y17.CLK     Tas                   0.289   XLXI_1/C1/B<0>
                                                       XLXI_1/C1/B_0_glue_set
                                                       XLXI_1/C1/B_0
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (1.009ns logic, 1.129ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_0 (FF)
  Destination:          XLXI_1/C1/B_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      1.064ns (Levels of Logic = 2)
  Clock Path Skew:      0.437ns (1.037 - 0.600)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Fast Process Corner: XLXI_15/ALERT_0 to XLXI_1/C1/B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.210   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_0
    SLICE_X21Y17.D3      net (fanout=3)        0.297   XLXI_15/ALERT<0>
    SLICE_X21Y17.D       Tilo                  0.166   N19
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_142_OUT<0>_SW0
    SLICE_X22Y17.C5      net (fanout=1)        0.167   N19
    SLICE_X22Y17.CLK     Tas                   0.224   XLXI_1/C1/B<0>
                                                       XLXI_1/C1/B_0_glue_set
                                                       XLXI_1/C1/B_0
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.600ns logic, 0.464ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C1/HPOS_3 (FF)
  Destination:          XLXI_1/C1/B_0 (FF)
  Requirement:          11.666ns
  Data Path Delay:      6.974ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.343 - 0.356)
  Source Clock:         XLXI_1/VGACLK rising at 0.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C1/HPOS_3 to XLXI_1/C1/B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y24.DQ      Tcko                  0.447   XLXI_1/C1/HPOS<3>
                                                       XLXI_1/C1/HPOS_3
    SLICE_X3Y16.D2       net (fanout=19)       2.038   XLXI_1/C1/HPOS<3>
    SLICE_X3Y16.D        Tilo                  0.259   XLXI_1/C1/DRAW_fr7
                                                       XLXI_1/C1/DRAW_fr7
    SLICE_X3Y16.C6       net (fanout=1)        0.118   XLXI_1/C1/DRAW_fr7
    SLICE_X3Y16.C        Tilo                  0.259   XLXI_1/C1/DRAW_fr7
                                                       XLXI_1/C1/DRAW_fr9
    SLICE_X4Y16.A1       net (fanout=1)        0.818   XLXI_1/C1/DRAW_fr9
    SLICE_X4Y16.A        Tilo                  0.205   XLXI_1/C1/HSYNC
                                                       XLXI_1/C1/DRAW_fr13
    SLICE_X21Y17.D2      net (fanout=4)        1.911   XLXI_1/C1/DRAW_fr
    SLICE_X21Y17.D       Tilo                  0.259   N19
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_142_OUT<0>_SW0
    SLICE_X22Y17.C5      net (fanout=1)        0.371   N19
    SLICE_X22Y17.CLK     Tas                   0.289   XLXI_1/C1/B<0>
                                                       XLXI_1/C1/B_0_glue_set
                                                       XLXI_1/C1/B_0
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (1.718ns logic, 5.256ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C1/G_0 (SLICE_X23Y16.C5), 153 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_2 (FF)
  Destination:          XLXI_1/C1/G_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.118ns (Levels of Logic = 3)
  Clock Path Skew:      1.299ns (2.162 - 0.863)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: XLXI_15/ALERT_2 to XLXI_1/C1/G_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.CQ      Tcko                  0.391   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_2
    SLICE_X21Y16.D1      net (fanout=4)        0.473   XLXI_15/ALERT<2>
    SLICE_X21Y16.D       Tilo                  0.259   XLXI_15/ALERT<2>
                                                       XLXI_1/C1/DRAW_AL16_SW1
    SLICE_X20Y16.D6      net (fanout=1)        0.118   N107
    SLICE_X20Y16.D       Tilo                  0.205   XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
    SLICE_X23Y16.C5      net (fanout=1)        0.350   XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
    SLICE_X23Y16.CLK     Tas                   0.322   XLXI_1/C1/G<0>
                                                       XLXI_1/C1/G_0_glue_set
                                                       XLXI_1/C1/G_0
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (1.177ns logic, 0.941ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_1 (FF)
  Destination:          XLXI_1/C1/G_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      1.083ns (Levels of Logic = 2)
  Clock Path Skew:      0.438ns (1.038 - 0.600)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Fast Process Corner: XLXI_15/ALERT_1 to XLXI_1/C1/G_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AMUX    Tshcko                0.259   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_1
    SLICE_X20Y16.D2      net (fanout=3)        0.278   XLXI_15/ALERT<1>
    SLICE_X20Y16.D       Tilo                  0.151   XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
    SLICE_X23Y16.C5      net (fanout=1)        0.159   XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
    SLICE_X23Y16.CLK     Tas                   0.236   XLXI_1/C1/G<0>
                                                       XLXI_1/C1/G_0_glue_set
                                                       XLXI_1/C1/G_0
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.646ns logic, 0.437ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_0 (FF)
  Destination:          XLXI_1/C1/G_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      0.913ns (Levels of Logic = 2)
  Clock Path Skew:      0.438ns (1.038 - 0.600)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Fast Process Corner: XLXI_15/ALERT_0 to XLXI_1/C1/G_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.210   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_0
    SLICE_X20Y16.D3      net (fanout=3)        0.157   XLXI_15/ALERT<0>
    SLICE_X20Y16.D       Tilo                  0.151   XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
    SLICE_X23Y16.C5      net (fanout=1)        0.159   XLXI_1/C1/GND_12_o_GND_12_o_mux_141_OUT<0>3
    SLICE_X23Y16.CLK     Tas                   0.236   XLXI_1/C1/G<0>
                                                       XLXI_1/C1/G_0_glue_set
                                                       XLXI_1/C1/G_0
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.597ns logic, 0.316ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C1/R_0 (SLICE_X18Y18.A5), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_0 (FF)
  Destination:          XLXI_1/C1/R_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      1.056ns (Levels of Logic = 2)
  Clock Path Skew:      0.426ns (1.026 - 0.600)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Fast Process Corner: XLXI_15/ALERT_0 to XLXI_1/C1/R_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.210   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_0
    SLICE_X18Y16.C4      net (fanout=3)        0.270   XLXI_15/ALERT<0>
    SLICE_X18Y16.C       Tilo                  0.166   XLXI_1/C1/DRAW_AL2
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_140_OUT<0>_SW0
    SLICE_X18Y18.A5      net (fanout=1)        0.186   N23
    SLICE_X18Y18.CLK     Tas                   0.224   XLXI_1/C1/R<0>
                                                       XLXI_1/C1/R_0_glue_set
                                                       XLXI_1/C1/R_0
    -------------------------------------------------  ---------------------------
    Total                                      1.056ns (0.600ns logic, 0.456ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/ALERT_1 (FF)
  Destination:          XLXI_1/C1/R_0 (FF)
  Requirement:          1.666ns
  Data Path Delay:      0.977ns (Levels of Logic = 2)
  Clock Path Skew:      0.426ns (1.026 - 0.600)
  Source Clock:         CLOCK_100_BUFGP rising at 10.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.301ns

  Clock Uncertainty:          0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Fast Process Corner: XLXI_15/ALERT_1 to XLXI_1/C1/R_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AMUX    Tshcko                0.259   XLXI_15/ALERT<2>
                                                       XLXI_15/ALERT_1
    SLICE_X18Y16.C6      net (fanout=3)        0.142   XLXI_15/ALERT<1>
    SLICE_X18Y16.C       Tilo                  0.166   XLXI_1/C1/DRAW_AL2
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_140_OUT<0>_SW0
    SLICE_X18Y18.A5      net (fanout=1)        0.186   N23
    SLICE_X18Y18.CLK     Tas                   0.224   XLXI_1/C1/R<0>
                                                       XLXI_1/C1/R_0_glue_set
                                                       XLXI_1/C1/R_0
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.649ns logic, 0.328ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/C1/HPOS_1 (FF)
  Destination:          XLXI_1/C1/R_0 (FF)
  Requirement:          11.666ns
  Data Path Delay:      5.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.332 - 0.356)
  Source Clock:         XLXI_1/VGACLK rising at 0.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 11.666ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/C1/HPOS_1 to XLXI_1/C1/R_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y24.BQ      Tcko                  0.447   XLXI_1/C1/HPOS<3>
                                                       XLXI_1/C1/HPOS_1
    SLICE_X9Y25.C1       net (fanout=18)       0.872   XLXI_1/C1/HPOS<1>
    SLICE_X9Y25.C        Tilo                  0.259   XLXI_1/C1/HPOS_4_2
                                                       XLXI_1/C1/DRAW_AL27_SW0
    SLICE_X9Y25.A2       net (fanout=1)        0.437   N51
    SLICE_X9Y25.A        Tilo                  0.259   XLXI_1/C1/HPOS_4_2
                                                       XLXI_1/C1/DRAW_AL27
    SLICE_X18Y16.D3      net (fanout=1)        1.529   XLXI_1/C1/DRAW_AL27
    SLICE_X18Y16.D       Tilo                  0.203   XLXI_1/C1/DRAW_AL2
                                                       XLXI_1/C1/DRAW_AL29
    SLICE_X18Y16.C2      net (fanout=5)        0.852   XLXI_1/C1/DRAW_AL2
    SLICE_X18Y16.C       Tilo                  0.204   XLXI_1/C1/DRAW_AL2
                                                       XLXI_1/C1/GND_12_o_GND_12_o_mux_140_OUT<0>_SW0
    SLICE_X18Y18.A5      net (fanout=1)        0.412   N23
    SLICE_X18Y18.CLK     Tas                   0.289   XLXI_1/C1/R<0>
                                                       XLXI_1/C1/R_0_glue_set
                                                       XLXI_1/C1/R_0
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (1.661ns logic, 4.102ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_1_VGACLK = PERIOD TIMEGRP "XLXI_1_VGACLK" TS_sys_clk_pin * 0.857142857
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/C1/VPOS_1 (SLICE_X8Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C1/VPOS_1 (FF)
  Destination:          XLXI_1/C1/VPOS_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/VGACLK rising at 0.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C1/VPOS_1 to XLXI_1/C1/VPOS_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.BQ       Tcko                  0.200   XLXI_1/C1/VPOS<3>
                                                       XLXI_1/C1/VPOS_1
    SLICE_X8Y18.B5       net (fanout=16)       0.113   XLXI_1/C1/VPOS<1>
    SLICE_X8Y18.CLK      Tah         (-Th)    -0.234   XLXI_1/C1/VPOS<3>
                                                       XLXI_1/C1/VPOS<1>_rt
                                                       XLXI_1/C1/Mcount_VPOS_cy<3>
                                                       XLXI_1/C1/VPOS_1
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.434ns logic, 0.113ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C1/HPOS_9 (SLICE_X10Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C1/HPOS_9 (FF)
  Destination:          XLXI_1/C1/HPOS_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/VGACLK rising at 0.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C1/HPOS_9 to XLXI_1/C1/HPOS_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.234   XLXI_1/C1/HPOS<10>
                                                       XLXI_1/C1/HPOS_9
    SLICE_X10Y26.B5      net (fanout=22)       0.079   XLXI_1/C1/HPOS<9>
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.237   XLXI_1/C1/HPOS<10>
                                                       XLXI_1/C1/HPOS<9>_rt
                                                       XLXI_1/C1/Mcount_HPOS_xor<10>
                                                       XLXI_1/C1/HPOS_9
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.471ns logic, 0.079ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/C1/VPOS_5 (SLICE_X8Y19.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/C1/VPOS_5 (FF)
  Destination:          XLXI_1/C1/VPOS_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_1/VGACLK rising at 0.000ns
  Destination Clock:    XLXI_1/VGACLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/C1/VPOS_5 to XLXI_1/C1/VPOS_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.BQ       Tcko                  0.200   XLXI_1/C1/VPOS<7>
                                                       XLXI_1/C1/VPOS_5
    SLICE_X8Y19.B5       net (fanout=20)       0.117   XLXI_1/C1/VPOS<5>
    SLICE_X8Y19.CLK      Tah         (-Th)    -0.234   XLXI_1/C1/VPOS<7>
                                                       XLXI_1/C1/VPOS<5>_rt
                                                       XLXI_1/C1/Mcount_VPOS_cy<7>
                                                       XLXI_1/C1/VPOS_5
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (0.434ns logic, 0.117ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_1_VGACLK = PERIOD TIMEGRP "XLXI_1_VGACLK" TS_sys_clk_pin * 0.857142857
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.236ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/C1/VPOS<3>/CLK
  Logical resource: XLXI_1/C1/VPOS_0/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: XLXI_1/VGACLK
--------------------------------------------------------------------------------
Slack: 11.236ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/C1/VPOS<3>/CLK
  Logical resource: XLXI_1/C1/VPOS_1/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: XLXI_1/VGACLK
--------------------------------------------------------------------------------
Slack: 11.236ns (period - min period limit)
  Period: 11.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_1/C1/VPOS<3>/CLK
  Logical resource: XLXI_1/C1/VPOS_2/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: XLXI_1/VGACLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.067ns|      6.887ns|            0|            0|         1967|        20634|
| TS_XLXI_1_CLK5MHZ             |    200.000ns|      7.039ns|          N/A|            0|            0|        16321|            0|
| TS_XLXI_1_VGACLK              |     11.667ns|      8.035ns|          N/A|            0|            0|         4313|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_100      |    8.035|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22601 paths, 0 nets, and 1596 connections

Design statistics:
   Minimum period:   8.035ns{1}   (Maximum frequency: 124.456MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 13 11:44:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



