
---------- Begin Simulation Statistics ----------
host_inst_rate                                 297187                       # Simulator instruction rate (inst/s)
host_mem_usage                                 395988                       # Number of bytes of host memory used
host_seconds                                    67.30                       # Real time elapsed on the host
host_tick_rate                              256074945                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017233                       # Number of seconds simulated
sim_ticks                                 17233304000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3278156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 19870.104610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 17017.465169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3221087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1133967000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57069                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    946596500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55625                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 19349.867474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 16198.139351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      51103000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     40916500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2526                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        54500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 106.887159                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       545000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6250555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 19847.094289                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 16981.874774                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6190845                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1185070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009553                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59710                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency    987513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975066                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.467846                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6250555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 19847.094289                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 16981.874774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6190845                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1185070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009553                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59710                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1558                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency    987513000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56898                       # number of replacements
system.cpu.dcache.sampled_refs                  57922                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.467846                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6191118                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503791515000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2466                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11897984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11897971                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        20500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1321996.777778                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        20500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11897984                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57250                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11897971                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012718                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.511479                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11897984                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11897971                       # number of overall hits
system.cpu.icache.overall_miss_latency         624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.511479                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11897971                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 49690.348727                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       501425309                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 10091                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            56120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40210                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2246                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency              2806000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.021777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         50                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency         2010500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.021777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    50                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56572.778167                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40614.237715                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          48490                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              404212500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.128426                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         7145                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         290107500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.128390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7143                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56428.260870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40343.478261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            12978500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       230                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9279000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  230                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2466                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2466                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.846502                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57931                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56569.631689                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40611.427777                       # average overall mshr miss latency
system.l2.demand_hits                           50736                       # number of demand (read+write) hits
system.l2.demand_miss_latency               407018500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.124199                       # miss rate for demand accesses
system.l2.demand_misses                          7195                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          292118000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.124165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7193                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.484146                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.044066                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7932.253055                       # Average occupied blocks per context
system.l2.occ_blocks::1                    721.980005                       # Average occupied blocks per context
system.l2.overall_accesses                      57931                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56569.631689                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  45912.017415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          50736                       # number of overall hits
system.l2.overall_miss_latency              407018500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.124199                       # miss rate for overall accesses
system.l2.overall_misses                         7195                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         793543309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.298355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   17284                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.492419                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4969                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14258                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        29663                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            15404                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            1                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           2818                       # number of replacements
system.l2.sampled_refs                          17225                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8654.233060                       # Cycle average of tags in use
system.l2.total_refs                            49031                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                              372                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27431701                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1646410                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1652923                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        76740                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1952638                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1963355                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        65789                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6729624                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.509027                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.795766                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2207436     32.80%     32.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2886440     42.89%     75.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        85182      1.27%     76.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        58892      0.88%     77.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       740925     11.01%     88.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       679902     10.10%     98.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         3224      0.05%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1834      0.03%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        65789      0.98%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6729624                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        76736                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1974365                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.703491                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.703491                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        15465                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10549                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13042881                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3772100                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2940710                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       300875                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            9                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1348                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3534981                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3516511                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18470                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1826350                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1808713                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            17637                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1708631                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1707798                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             833                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1963355                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1888728                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4853768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        30261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13176089                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         92255                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.279088                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1888728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1646410                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.872959                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7030499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.874133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.791948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4065459     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         882945     12.56%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          62557      0.89%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          38602      0.55%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         381751      5.43%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         589401      8.38%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          23669      0.34%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         452719      6.44%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         533396      7.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7030499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  4407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1726635                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              390284                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.629721                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3534981                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1708631                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9172866                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11401691                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.742890                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6814434                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.620731                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11424180                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        79709                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           402                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1905877                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       143319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1789503                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12460830                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1826350                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       141650                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11464936                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           26                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       300875                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           33                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        78535                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         3812                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5411                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       333788                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       292269                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5411                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        70406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.421483                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.421483                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8027172     69.16%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1842156     15.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1737259     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11606587                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9380                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000808                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         9379     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7030499                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.650891                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.285778                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1170733     16.65%     16.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2462548     35.03%     51.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2284770     32.50%     84.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        79759      1.13%     85.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       869899     12.37%     97.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       129546      1.84%     99.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        25467      0.36%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         7122      0.10%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          655      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7030499                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.649857                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12070546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11606587                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1944723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          840                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       856319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1888729                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1888728                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       716475                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       663403                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1905877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1789503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7034906                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        10670                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          118                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3810404                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         4449                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          398                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18178542                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12911956                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8744455                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2903663                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       300875                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         4886                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1782548                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts         9366                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   184                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
