// Seed: 2528771468
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    output wor id_13,
    input uwire id_14,
    output wire id_15,
    input tri id_16,
    output tri id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    output tri0 id_21,
    input wire id_22,
    input wire id_23,
    input wire id_24,
    input wire id_25
);
endmodule
module module_1 (
    output supply1 id_0,
    output uwire   id_1,
    input  supply0 id_2,
    output supply0 id_3,
    input  supply1 id_4
);
  integer id_6 = id_2 << 1'b0;
  module_0(
      id_2,
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_3,
      id_4,
      id_0,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_2,
      id_4
  );
endmodule
