

================================================================
== Vitis HLS Report for 'C_IO_L2_in_6_x1'
================================================================
* Date:           Fri Sep 16 05:59:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min   |    max    |   min   |    max   |   Type  |
    +---------+----------+----------+-----------+---------+----------+---------+
    |  2431482|  60673482|  8.104 ms|  0.202 sec|  2431482|  60673482|     none|
    +---------+----------+----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+-------+----------+
        |                                                                            |  Latency (cycles)  |   Iteration   |  Initiation Interval  |  Trip |          |
        |                                  Loop Name                                 |   min   |    max   |    Latency    |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+-------+----------+
        |- C_IO_L2_in_6_x1_loop_1_C_IO_L2_in_6_x1_loop_2                             |     6648|  58248648|  277 ~ 2427027|          -|          -|     24|        no|
        | + C_IO_L2_in_6_x1_loop_3                                                   |      274|      2192|            274|          -|          -|  1 ~ 8|        no|
        |  ++ C_IO_L2_in_6_x1_loop_4                                                 |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_6_x1_loop_5                                               |       32|        32|              2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_6_x1_loop_6                                                 |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_6_x1_loop_7                                               |       32|        32|              2|          -|          -|     16|        no|
        | + C_IO_L2_in_6_x1_loop_8_C_IO_L2_in_6_x1_loop_10_C_IO_L2_in_6_x1_loop_11   |  2424832|   2424832|             37|          -|          -|  65536|        no|
        |  ++ C_IO_L2_in_6_x1_loop_12_C_IO_L2_in_6_x1_loop_13                        |       32|        32|              2|          1|          1|     32|       yes|
        | + C_IO_L2_in_6_x1_loop_14                                                  |      274|      2192|            274|          -|          -|  1 ~ 8|        no|
        |  ++ C_IO_L2_in_6_x1_loop_15                                                |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_6_x1_loop_16                                              |       32|        32|              2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_6_x1_loop_17                                                |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_6_x1_loop_18                                              |       32|        32|              2|          -|          -|     16|        no|
        | + C_IO_L2_in_6_x1_loop_19_C_IO_L2_in_6_x1_loop_21_C_IO_L2_in_6_x1_loop_22  |  2424832|   2424832|             37|          -|          -|  65536|        no|
        |  ++ C_IO_L2_in_6_x1_loop_23_C_IO_L2_in_6_x1_loop_24                        |       32|        32|              2|          1|          1|     32|       yes|
        |- C_IO_L2_in_6_x1_loop_25_C_IO_L2_in_6_x1_loop_27_C_IO_L2_in_6_x1_loop_28   |  2424832|   2424832|             37|          -|          -|  65536|        no|
        | + C_IO_L2_in_6_x1_loop_29_C_IO_L2_in_6_x1_loop_30                          |       32|        32|              2|          1|          1|     32|       yes|
        +----------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 12 13 }
  Pipeline-1 : II = 1, D = 2, States = { 23 24 }
  Pipeline-2 : II = 1, D = 2, States = { 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 15 26 
3 --> 4 9 
4 --> 5 7 3 
5 --> 6 4 
6 --> 5 
7 --> 8 4 
8 --> 7 
9 --> 10 21 2 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 9 
15 --> 16 9 
16 --> 17 19 15 
17 --> 18 16 
18 --> 17 
19 --> 20 16 
20 --> 19 
21 --> 22 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 9 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 31 30 
30 --> 29 
31 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i32 1"   --->   Operation 32 'alloca' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_split_V_1_22 = alloca i32 1"   --->   Operation 33 'alloca' 'data_split_V_1_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_split_V_1_23 = alloca i32 1"   --->   Operation 34 'alloca' 'data_split_V_1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_split_V_1_24 = alloca i32 1"   --->   Operation 35 'alloca' 'data_split_V_1_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_6_x1131, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x124, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x123, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_6_x1131, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x124, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x123, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18617]   --->   Operation 42 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18618]   --->   Operation 43 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln18617 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18617]   --->   Operation 44 'specmemcore' 'specmemcore_ln18617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln18618 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18618]   --->   Operation 45 'specmemcore' 'specmemcore_ln18618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln18627 = br void" [./dut.cpp:18627]   --->   Operation 46 'br' 'br_ln18627' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten151 = phi i5 0, void, i5 %add_ln890_210, void %.loopexit1220"   --->   Operation 47 'phi' 'indvar_flatten151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_1158, void %.loopexit1220"   --->   Operation 48 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220"   --->   Operation 49 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%arb_3 = phi i1 0, void, i1 %arb, void %.loopexit1220"   --->   Operation 50 'phi' 'arb_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln890_210 = add i5 %indvar_flatten151, i5 1"   --->   Operation 51 'add' 'add_ln890_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten151, i5 24"   --->   Operation 52 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader69.preheader.preheader"   --->   Operation 53 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_1_C_IO_L2_in_6_x1_loop_2_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.49ns)   --->   "%icmp_ln890303 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 56 'icmp' 'icmp_ln890303' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln18627 = select i1 %icmp_ln890303, i3 0, i3 %c1_V" [./dut.cpp:18627]   --->   Operation 57 'select' 'select_ln18627' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.12ns)   --->   "%or_ln18627 = or i1 %icmp_ln890303, i1 %intra_trans_en" [./dut.cpp:18627]   --->   Operation 58 'or' 'or_ln18627' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln18627)   --->   "%xor_ln18627 = xor i1 %icmp_ln890303, i1 1" [./dut.cpp:18627]   --->   Operation 59 'xor' 'xor_ln18627' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18627 = and i1 %arb_3, i1 %xor_ln18627" [./dut.cpp:18627]   --->   Operation 60 'and' 'and_ln18627' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln18628 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1152" [./dut.cpp:18628]   --->   Operation 61 'specloopname' 'specloopname_ln18628' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18627, i3 0" [./dut.cpp:18627]   --->   Operation 62 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.70ns)   --->   "%add_i_i780_cast = sub i6 41, i6 %p_shl" [./dut.cpp:18627]   --->   Operation 63 'sub' 'add_i_i780_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln18632 = br i1 %and_ln18627, void %.preheader15.preheader, void %.preheader9.preheader" [./dut.cpp:18632]   --->   Operation 64 'br' 'br_ln18632' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln18634 = br void %.preheader15" [./dut.cpp:18634]   --->   Operation 65 'br' 'br_ln18634' <Predicate = (!icmp_ln890 & !and_ln18627)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln18708 = br void %.preheader9" [./dut.cpp:18708]   --->   Operation 66 'br' 'br_ln18708' <Predicate = (!icmp_ln890 & and_ln18627)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%data_split_V_1_25 = alloca i32 1"   --->   Operation 67 'alloca' 'data_split_V_1_25' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%data_split_V_1_26 = alloca i32 1"   --->   Operation 68 'alloca' 'data_split_V_1_26' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln18800 = br void %.preheader69.preheader" [./dut.cpp:18800]   --->   Operation 69 'br' 'br_ln18800' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%c3_19 = phi i4 %c3_21, void %.loopexit1216, i4 6, void %.preheader15.preheader"   --->   Operation 70 'phi' 'c3_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_19, i32 3" [./dut.cpp:18634]   --->   Operation 71 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln18634 = br i1 %tmp_360, void %.split49, void %.loopexit" [./dut.cpp:18634]   --->   Operation 72 'br' 'br_ln18634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_360)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1400"   --->   Operation 74 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_360)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i4 %c3_19"   --->   Operation 75 'zext' 'zext_ln886_1' <Predicate = (!tmp_360)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.61ns)   --->   "%icmp_ln886_1 = icmp_ugt  i6 %zext_ln886_1, i6 %add_i_i780_cast"   --->   Operation 76 'icmp' 'icmp_ln886_1' <Predicate = (!tmp_360)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln18636 = br i1 %icmp_ln886_1, void, void %.loopexit" [./dut.cpp:18636]   --->   Operation 77 'br' 'br_ln18636' <Predicate = (!tmp_360)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln18639 = icmp_eq  i4 %c3_19, i4 6" [./dut.cpp:18639]   --->   Operation 78 'icmp' 'icmp_ln18639' <Predicate = (!tmp_360 & !icmp_ln886_1)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18639 = br i1 %icmp_ln18639, void %.preheader12.preheader, void %.preheader13.preheader" [./dut.cpp:18639]   --->   Operation 79 'br' 'br_ln18639' <Predicate = (!tmp_360 & !icmp_ln886_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader12"   --->   Operation 80 'br' 'br_ln890' <Predicate = (!tmp_360 & !icmp_ln886_1 & !icmp_ln18639)> <Delay = 0.38>
ST_3 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln18649 = br void %.preheader13" [./dut.cpp:18649]   --->   Operation 81 'br' 'br_ln18649' <Predicate = (!tmp_360 & !icmp_ln886_1 & icmp_ln18639)> <Delay = 0.38>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln18674 = br i1 %or_ln18627, void %.loopexit1220, void %.preheader10.preheader.preheader" [./dut.cpp:18674]   --->   Operation 82 'br' 'br_ln18674' <Predicate = (icmp_ln886_1) | (tmp_360)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln18682 = br void %.preheader10.preheader" [./dut.cpp:18682]   --->   Operation 83 'br' 'br_ln18682' <Predicate = (icmp_ln886_1 & or_ln18627) | (tmp_360 & or_ln18627)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%c4_V_19 = phi i4 %add_ln691_1169, void, i4 0, void %.preheader12.preheader"   --->   Operation 84 'phi' 'c4_V_19' <Predicate = (!icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln691_1169 = add i4 %c4_V_19, i4 1"   --->   Operation 85 'add' 'add_ln691_1169' <Predicate = (!icmp_ln18639)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.65ns)   --->   "%icmp_ln890_1196 = icmp_eq  i4 %c4_V_19, i4 8"   --->   Operation 86 'icmp' 'icmp_ln890_1196' <Predicate = (!icmp_ln18639)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln18654 = br i1 %icmp_ln890_1196, void %.split43, void %.loopexit1216.loopexit" [./dut.cpp:18654]   --->   Operation 88 'br' 'br_ln18654' <Predicate = (!icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln18654 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1761" [./dut.cpp:18654]   --->   Operation 89 'specloopname' 'specloopname_ln18654' <Predicate = (!icmp_ln18639 & !icmp_ln890_1196)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln18656 = br void" [./dut.cpp:18656]   --->   Operation 90 'br' 'br_ln18656' <Predicate = (!icmp_ln18639 & !icmp_ln890_1196)> <Delay = 0.38>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln18639 & icmp_ln890_1196)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%c4_V_18 = phi i4 %add_ln691_1167, void, i4 0, void %.preheader13.preheader"   --->   Operation 92 'phi' 'c4_V_18' <Predicate = (icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln691_1167 = add i4 %c4_V_18, i4 1"   --->   Operation 93 'add' 'add_ln691_1167' <Predicate = (icmp_ln18639)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln18649 = trunc i4 %c4_V_18" [./dut.cpp:18649]   --->   Operation 94 'trunc' 'trunc_ln18649' <Predicate = (icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_426_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18649, i4 0"   --->   Operation 95 'bitconcatenate' 'tmp_426_cast' <Predicate = (icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.65ns)   --->   "%icmp_ln890_1195 = icmp_eq  i4 %c4_V_18, i4 8"   --->   Operation 96 'icmp' 'icmp_ln890_1195' <Predicate = (icmp_ln18639)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln18640 = br i1 %icmp_ln890_1195, void %.split47, void %.loopexit1216.loopexit341" [./dut.cpp:18640]   --->   Operation 98 'br' 'br_ln18640' <Predicate = (icmp_ln18639)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln18640 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1389" [./dut.cpp:18640]   --->   Operation 99 'specloopname' 'specloopname_ln18640' <Predicate = (icmp_ln18639 & !icmp_ln890_1195)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln18642 = br void" [./dut.cpp:18642]   --->   Operation 100 'br' 'br_ln18642' <Predicate = (icmp_ln18639 & !icmp_ln890_1195)> <Delay = 0.38>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 101 'br' 'br_ln0' <Predicate = (icmp_ln18639 & icmp_ln890_1195)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.70ns)   --->   "%c3_21 = add i4 %c3_19, i4 1" [./dut.cpp:18634]   --->   Operation 102 'add' 'c3_21' <Predicate = (icmp_ln18639 & icmp_ln890_1195) | (!icmp_ln18639 & icmp_ln890_1196)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln18639 & icmp_ln890_1195) | (!icmp_ln18639 & icmp_ln890_1196)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%c5_V_67 = phi i5 %add_ln691_1170, void %.split41, i5 0, void %.split43"   --->   Operation 104 'phi' 'c5_V_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln691_1170 = add i5 %c5_V_67, i5 1"   --->   Operation 105 'add' 'add_ln691_1170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.63ns)   --->   "%icmp_ln890_1208 = icmp_eq  i5 %c5_V_67, i5 16"   --->   Operation 106 'icmp' 'icmp_ln890_1208' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln18656 = br i1 %icmp_ln890_1208, void %.split41, void" [./dut.cpp:18656]   --->   Operation 108 'br' 'br_ln18656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader12"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln890_1208)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln18656 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1762" [./dut.cpp:18656]   --->   Operation 110 'specloopname' 'specloopname_ln18656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.21ns)   --->   "%tmp_370 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'tmp_370' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124, i512 %tmp_370" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.70>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V_66 = phi i5 %add_ln691_1168, void %.split45, i5 0, void %.split47"   --->   Operation 114 'phi' 'c5_V_66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln691_1168 = add i5 %c5_V_66, i5 1"   --->   Operation 115 'add' 'add_ln691_1168' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln18649 = zext i5 %c5_V_66" [./dut.cpp:18649]   --->   Operation 116 'zext' 'zext_ln18649' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln18649 = add i7 %tmp_426_cast, i7 %zext_ln18649" [./dut.cpp:18649]   --->   Operation 117 'add' 'add_ln18649' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln18649_1 = zext i7 %add_ln18649" [./dut.cpp:18649]   --->   Operation 118 'zext' 'zext_ln18649_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18649_1" [./dut.cpp:18649]   --->   Operation 119 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.63ns)   --->   "%icmp_ln890_1207 = icmp_eq  i5 %c5_V_66, i5 16"   --->   Operation 120 'icmp' 'icmp_ln890_1207' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln18642 = br i1 %icmp_ln890_1207, void %.split45, void" [./dut.cpp:18642]   --->   Operation 122 'br' 'br_ln18642' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln890_1207)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln18642 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1795" [./dut.cpp:18642]   --->   Operation 124 'specloopname' 'specloopname_ln18642' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.21ns)   --->   "%tmp_369 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'tmp_369' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln18649 = store i512 %tmp_369, i7 %local_C_pong_V_addr" [./dut.cpp:18649]   --->   Operation 126 'store' 'store_ln18649' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.33>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten65 = phi i17 %add_ln18675, void, i17 0, void %.preheader10.preheader.preheader" [./dut.cpp:18675]   --->   Operation 128 'phi' 'indvar_flatten65' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i11 %select_ln890_408, void, i11 0, void %.preheader10.preheader.preheader"   --->   Operation 129 'phi' 'indvar_flatten31' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i10 %select_ln890_407, void, i10 0, void %.preheader10.preheader.preheader"   --->   Operation 130 'phi' 'indvar_flatten7' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%c6_V_132 = phi i6 %select_ln890_404, void, i6 0, void %.preheader10.preheader.preheader"   --->   Operation 131 'phi' 'c6_V_132' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%c7_V_70 = phi i4 %add_ln691_1161, void, i4 0, void %.preheader10.preheader.preheader"   --->   Operation 132 'phi' 'c7_V_70' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln18675 = add i17 %indvar_flatten65, i17 1" [./dut.cpp:18675]   --->   Operation 133 'add' 'add_ln18675' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_132"   --->   Operation 134 'trunc' 'empty' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.68ns)   --->   "%icmp_ln18675 = icmp_eq  i17 %indvar_flatten65, i17 65536" [./dut.cpp:18675]   --->   Operation 135 'icmp' 'icmp_ln18675' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln18675 = br i1 %icmp_ln18675, void %.preheader10, void %.loopexit1220.loopexit340" [./dut.cpp:18675]   --->   Operation 136 'br' 'br_ln18675' <Predicate = (!and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.61ns)   --->   "%icmp_ln890_1200 = icmp_eq  i11 %indvar_flatten31, i11 512"   --->   Operation 137 'icmp' 'icmp_ln890_1200' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.12ns)   --->   "%xor_ln18675 = xor i1 %icmp_ln890_1200, i1 1" [./dut.cpp:18675]   --->   Operation 138 'xor' 'xor_ln18675' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682_1)   --->   "%and_ln18675 = and i1 %empty, i1 %xor_ln18675" [./dut.cpp:18675]   --->   Operation 139 'and' 'and_ln18675' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.65ns)   --->   "%icmp_ln890_1201 = icmp_eq  i4 %c7_V_70, i4 8"   --->   Operation 140 'icmp' 'icmp_ln890_1201' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln18681_1)   --->   "%and_ln18675_1 = and i1 %icmp_ln890_1201, i1 %xor_ln18675" [./dut.cpp:18675]   --->   Operation 141 'and' 'and_ln18675_1' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.60ns)   --->   "%icmp_ln890_1202 = icmp_eq  i10 %indvar_flatten7, i10 256"   --->   Operation 142 'icmp' 'icmp_ln890_1202' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.12ns)   --->   "%and_ln18675_2 = and i1 %icmp_ln890_1202, i1 %xor_ln18675" [./dut.cpp:18675]   --->   Operation 143 'and' 'and_ln18675_2' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln18681 = or i1 %and_ln18675_2, i1 %icmp_ln890_1200" [./dut.cpp:18681]   --->   Operation 144 'or' 'or_ln18681' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.29ns)   --->   "%select_ln18681 = select i1 %or_ln18681, i6 0, i6 %c6_V_132" [./dut.cpp:18681]   --->   Operation 145 'select' 'select_ln18681' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln18681_1)   --->   "%xor_ln18681 = xor i1 %icmp_ln890_1202, i1 1" [./dut.cpp:18681]   --->   Operation 146 'xor' 'xor_ln18681' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18681_1 = or i1 %icmp_ln890_1200, i1 %xor_ln18681" [./dut.cpp:18681]   --->   Operation 147 'or' 'or_ln18681_1' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682_1)   --->   "%and_ln18681 = and i1 %and_ln18675, i1 %or_ln18681_1" [./dut.cpp:18681]   --->   Operation 148 'and' 'and_ln18681' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18681_1 = and i1 %and_ln18675_1, i1 %or_ln18681_1" [./dut.cpp:18681]   --->   Operation 149 'and' 'and_ln18681_1' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln691_1157 = add i6 %select_ln18681, i6 1"   --->   Operation 150 'add' 'add_ln691_1157' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682)   --->   "%or_ln18682 = or i1 %and_ln18681_1, i1 %and_ln18675_2" [./dut.cpp:18682]   --->   Operation 151 'or' 'or_ln18682' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682)   --->   "%or_ln18682_1 = or i1 %or_ln18682, i1 %icmp_ln890_1200" [./dut.cpp:18682]   --->   Operation 152 'or' 'or_ln18682_1' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18682 = select i1 %or_ln18682_1, i4 0, i4 %c7_V_70" [./dut.cpp:18682]   --->   Operation 153 'select' 'select_ln18682' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682_1)   --->   "%empty_2447 = trunc i6 %add_ln691_1157"   --->   Operation 154 'trunc' 'empty_2447' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18682_1 = select i1 %and_ln18681_1, i1 %empty_2447, i1 %and_ln18681" [./dut.cpp:18682]   --->   Operation 155 'select' 'select_ln18682_1' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.29ns)   --->   "%select_ln890_404 = select i1 %and_ln18681_1, i6 %add_ln691_1157, i6 %select_ln18681"   --->   Operation 156 'select' 'select_ln890_404' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682_2)   --->   "%tmp_363 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1157, i32 1, i32 4"   --->   Operation 157 'partselect' 'tmp_363' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682_2)   --->   "%tmp_364 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_132, i32 1, i32 4"   --->   Operation 158 'partselect' 'tmp_364' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln18682_2)   --->   "%select_ln18681_1 = select i1 %or_ln18681, i4 0, i4 %tmp_364" [./dut.cpp:18681]   --->   Operation 159 'select' 'select_ln18681_1' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18682_2 = select i1 %and_ln18681_1, i4 %tmp_363, i4 %select_ln18681_1" [./dut.cpp:18682]   --->   Operation 160 'select' 'select_ln18682_2' <Predicate = (!and_ln18627 & or_ln18627 & !icmp_ln18675)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!and_ln18627 & or_ln18627 & icmp_ln18675)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%indvar_flatten143 = phi i17 %add_ln18749, void, i17 0, void %.preheader.preheader.preheader" [./dut.cpp:18749]   --->   Operation 162 'phi' 'indvar_flatten143' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten109 = phi i11 %select_ln890_406, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 163 'phi' 'indvar_flatten109' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%indvar_flatten85 = phi i10 %select_ln890_405, void, i10 0, void %.preheader.preheader.preheader"   --->   Operation 164 'phi' 'indvar_flatten85' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%c6_V_131 = phi i6 %select_ln890_403, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 165 'phi' 'c6_V_131' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%c7_V_69 = phi i4 %add_ln691_1159, void, i4 0, void %.preheader.preheader.preheader"   --->   Operation 166 'phi' 'c7_V_69' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.79ns)   --->   "%add_ln18749 = add i17 %indvar_flatten143, i17 1" [./dut.cpp:18749]   --->   Operation 167 'add' 'add_ln18749' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%empty_2448 = trunc i6 %c6_V_131"   --->   Operation 168 'trunc' 'empty_2448' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.68ns)   --->   "%icmp_ln18749 = icmp_eq  i17 %indvar_flatten143, i17 65536" [./dut.cpp:18749]   --->   Operation 169 'icmp' 'icmp_ln18749' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln18749 = br i1 %icmp_ln18749, void %.preheader, void %.loopexit1220.loopexit" [./dut.cpp:18749]   --->   Operation 170 'br' 'br_ln18749' <Predicate = (and_ln18627 & or_ln18627)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.61ns)   --->   "%icmp_ln890_1197 = icmp_eq  i11 %indvar_flatten109, i11 512"   --->   Operation 171 'icmp' 'icmp_ln890_1197' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.12ns)   --->   "%xor_ln18749 = xor i1 %icmp_ln890_1197, i1 1" [./dut.cpp:18749]   --->   Operation 172 'xor' 'xor_ln18749' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756_1)   --->   "%and_ln18749 = and i1 %empty_2448, i1 %xor_ln18749" [./dut.cpp:18749]   --->   Operation 173 'and' 'and_ln18749' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.65ns)   --->   "%icmp_ln890_1198 = icmp_eq  i4 %c7_V_69, i4 8"   --->   Operation 174 'icmp' 'icmp_ln890_1198' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln18755_1)   --->   "%and_ln18749_1 = and i1 %icmp_ln890_1198, i1 %xor_ln18749" [./dut.cpp:18749]   --->   Operation 175 'and' 'and_ln18749_1' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.60ns)   --->   "%icmp_ln890_1199 = icmp_eq  i10 %indvar_flatten85, i10 256"   --->   Operation 176 'icmp' 'icmp_ln890_1199' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.12ns)   --->   "%and_ln18749_2 = and i1 %icmp_ln890_1199, i1 %xor_ln18749" [./dut.cpp:18749]   --->   Operation 177 'and' 'and_ln18749_2' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.12ns)   --->   "%or_ln18755 = or i1 %and_ln18749_2, i1 %icmp_ln890_1197" [./dut.cpp:18755]   --->   Operation 178 'or' 'or_ln18755' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.29ns)   --->   "%select_ln18755 = select i1 %or_ln18755, i6 0, i6 %c6_V_131" [./dut.cpp:18755]   --->   Operation 179 'select' 'select_ln18755' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln18755_1)   --->   "%xor_ln18755 = xor i1 %icmp_ln890_1199, i1 1" [./dut.cpp:18755]   --->   Operation 180 'xor' 'xor_ln18755' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18755_1 = or i1 %icmp_ln890_1197, i1 %xor_ln18755" [./dut.cpp:18755]   --->   Operation 181 'or' 'or_ln18755_1' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756_1)   --->   "%and_ln18755 = and i1 %and_ln18749, i1 %or_ln18755_1" [./dut.cpp:18755]   --->   Operation 182 'and' 'and_ln18755' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18755_1 = and i1 %and_ln18749_1, i1 %or_ln18755_1" [./dut.cpp:18755]   --->   Operation 183 'and' 'and_ln18755_1' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln691_1156 = add i6 %select_ln18755, i6 1"   --->   Operation 184 'add' 'add_ln691_1156' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756)   --->   "%or_ln18756 = or i1 %and_ln18755_1, i1 %and_ln18749_2" [./dut.cpp:18756]   --->   Operation 185 'or' 'or_ln18756' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756)   --->   "%or_ln18756_1 = or i1 %or_ln18756, i1 %icmp_ln890_1197" [./dut.cpp:18756]   --->   Operation 186 'or' 'or_ln18756_1' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18756 = select i1 %or_ln18756_1, i4 0, i4 %c7_V_69" [./dut.cpp:18756]   --->   Operation 187 'select' 'select_ln18756' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756_1)   --->   "%empty_2449 = trunc i6 %add_ln691_1156"   --->   Operation 188 'trunc' 'empty_2449' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18756_1 = select i1 %and_ln18755_1, i1 %empty_2449, i1 %and_ln18755" [./dut.cpp:18756]   --->   Operation 189 'select' 'select_ln18756_1' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.29ns)   --->   "%select_ln890_403 = select i1 %and_ln18755_1, i6 %add_ln691_1156, i6 %select_ln18755"   --->   Operation 190 'select' 'select_ln890_403' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756_2)   --->   "%tmp_361 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1156, i32 1, i32 4"   --->   Operation 191 'partselect' 'tmp_361' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756_2)   --->   "%tmp_362 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_131, i32 1, i32 4"   --->   Operation 192 'partselect' 'tmp_362' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln18756_2)   --->   "%select_ln18755_1 = select i1 %or_ln18755, i4 0, i4 %tmp_362" [./dut.cpp:18755]   --->   Operation 193 'select' 'select_ln18755_1' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18756_2 = select i1 %and_ln18755_1, i4 %tmp_361, i4 %select_ln18755_1" [./dut.cpp:18756]   --->   Operation 194 'select' 'select_ln18756_2' <Predicate = (and_ln18627 & or_ln18627 & !icmp_ln18749)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 195 'br' 'br_ln0' <Predicate = (and_ln18627 & or_ln18627 & icmp_ln18749)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node arb)   --->   "%xor_ln18782 = xor i1 %arb_3, i1 1" [./dut.cpp:18782]   --->   Operation 196 'xor' 'xor_ln18782' <Predicate = (!or_ln18627) | (and_ln18627 & icmp_ln18749) | (!and_ln18627 & icmp_ln18675)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%arb = or i1 %icmp_ln890303, i1 %xor_ln18782" [./dut.cpp:18782]   --->   Operation 197 'or' 'arb' <Predicate = (!or_ln18627) | (and_ln18627 & icmp_ln18749) | (!and_ln18627 & icmp_ln18675)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.57ns)   --->   "%add_ln691_1158 = add i3 %select_ln18627, i3 1"   --->   Operation 198 'add' 'add_ln691_1158' <Predicate = (!or_ln18627) | (and_ln18627 & icmp_ln18749) | (!and_ln18627 & icmp_ln18675)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!or_ln18627) | (and_ln18627 & icmp_ln18749) | (!and_ln18627 & icmp_ln18675)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18682, i4 %select_ln18682_2" [./dut.cpp:18682]   --->   Operation 200 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_6 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_12" [./dut.cpp:18682]   --->   Operation 201 'getelementptr' 'local_C_ping_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [2/2] (1.20ns)   --->   "%in_data_V_14 = load i7 %local_C_ping_V_addr_6" [./dut.cpp:18682]   --->   Operation 202 'load' 'in_data_V_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 11 <SV = 5> <Delay = 1.20>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_8_C_IO_L2_in_6_x1_loop_10_C_IO_L2_in_6_x1_loop_11_str"   --->   Operation 203 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_9_C_IO_L2_in_6_x1_loop_10_C_IO_L2_in_6_x1_loop_11_str"   --->   Operation 205 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_10_C_IO_L2_in_6_x1_loop_11_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%specloopname_ln18684 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1377" [./dut.cpp:18684]   --->   Operation 207 'specloopname' 'specloopname_ln18684' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/2] (1.20ns)   --->   "%in_data_V_14 = load i7 %local_C_ping_V_addr_6" [./dut.cpp:18682]   --->   Operation 208 'load' 'in_data_V_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_11 : Operation 209 [1/1] (0.38ns)   --->   "%br_ln18686 = br void" [./dut.cpp:18686]   --->   Operation 209 'br' 'br_ln18686' <Predicate = true> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.77>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %.preheader10, i6 %add_ln890_216, void %ifFalse"   --->   Operation 210 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%n_V_4 = phi i2 0, void %.preheader10, i2 %add_ln691_1162, void %ifFalse"   --->   Operation 211 'phi' 'n_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V_14, void %.preheader10, i512 %zext_ln1497_4, void %ifFalse"   --->   Operation 212 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln890_216 = add i6 %indvar_flatten, i6 1"   --->   Operation 213 'add' 'add_ln890_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (0.61ns)   --->   "%icmp_ln890_1206 = icmp_eq  i6 %indvar_flatten, i6 32"   --->   Operation 214 'icmp' 'icmp_ln890_1206' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1206, void %.split53, void"   --->   Operation 215 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%data_split_V_1_load = load i256 %data_split_V_1" [./dut.cpp:18694]   --->   Operation 216 'load' 'data_split_V_1_load' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%data_split_V_1_22_load = load i256 %data_split_V_1_22" [./dut.cpp:18694]   --->   Operation 217 'load' 'data_split_V_1_22_load' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_12_C_IO_L2_in_6_x1_loop_13_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.34ns)   --->   "%icmp_ln878_8 = icmp_eq  i2 %n_V_4, i2 2"   --->   Operation 220 'icmp' 'icmp_ln878_8' <Predicate = (!icmp_ln890_1206)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.27ns)   --->   "%select_ln18686 = select i1 %icmp_ln878_8, i2 0, i2 %n_V_4" [./dut.cpp:18686]   --->   Operation 221 'select' 'select_ln18686' <Predicate = (!icmp_ln890_1206)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.57ns)   --->   "%select_ln18686_1 = select i1 %icmp_ln878_8, i512 %in_data_V_14, i512 %p_Val2_s" [./dut.cpp:18686]   --->   Operation 222 'select' 'select_ln18686_1' <Predicate = (!icmp_ln890_1206)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49"   --->   Operation 223 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1150"   --->   Operation 224 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i512 %select_ln18686_1"   --->   Operation 225 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln18694 = trunc i2 %select_ln18686" [./dut.cpp:18694]   --->   Operation 226 'trunc' 'trunc_ln18694' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.42ns)   --->   "%data_split_V_1_34 = select i1 %trunc_ln18694, i256 %data_split_V_0, i256 %data_split_V_1_22_load" [./dut.cpp:18694]   --->   Operation 227 'select' 'data_split_V_1_34' <Predicate = (!icmp_ln890_1206)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.42ns)   --->   "%data_split_V_1_35 = select i1 %trunc_ln18694, i256 %data_split_V_1_load, i256 %data_split_V_0" [./dut.cpp:18694]   --->   Operation 228 'select' 'data_split_V_1_35' <Predicate = (!icmp_ln890_1206)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18686_1, i32 256, i32 511"   --->   Operation 229 'partselect' 'r' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i256 %r"   --->   Operation 230 'zext' 'zext_ln1497_4' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.43ns)   --->   "%add_ln691_1162 = add i2 %select_ln18686, i2 1"   --->   Operation 231 'add' 'add_ln691_1162' <Predicate = (!icmp_ln890_1206)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.34ns)   --->   "%icmp_ln878_9 = icmp_eq  i2 %add_ln691_1162, i2 2"   --->   Operation 232 'icmp' 'icmp_ln878_9' <Predicate = (!icmp_ln890_1206)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_9, void %ifFalse, void %ifTrue"   --->   Operation 233 'br' 'br_ln878' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.42ns)   --->   "%select_ln18698 = select i1 %select_ln18682_1, i256 %data_split_V_1_34, i256 %data_split_V_1_35" [./dut.cpp:18698]   --->   Operation 234 'select' 'select_ln18698' <Predicate = (!icmp_ln890_1206 & icmp_ln878_9)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln18694 = store i256 %data_split_V_1_34, i256 %data_split_V_1_22" [./dut.cpp:18694]   --->   Operation 235 'store' 'store_ln18694' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%store_ln18694 = store i256 %data_split_V_1_35, i256 %data_split_V_1" [./dut.cpp:18694]   --->   Operation 236 'store' 'store_ln18694' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 237 'br' 'br_ln0' <Predicate = (!icmp_ln890_1206)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.21>
ST_13 : Operation 238 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x1131, i256 %select_ln18698" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'write' 'write_ln174' <Predicate = (icmp_ln878_9)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 239 'br' 'br_ln0' <Predicate = (icmp_ln878_9)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.03>
ST_14 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln691_1161 = add i4 %select_ln18682, i4 1"   --->   Operation 240 'add' 'add_ln691_1161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.72ns)   --->   "%add_ln890_213 = add i10 %indvar_flatten7, i10 1"   --->   Operation 241 'add' 'add_ln890_213' <Predicate = (!or_ln18681)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.30ns)   --->   "%select_ln890_407 = select i1 %or_ln18681, i10 1, i10 %add_ln890_213"   --->   Operation 242 'select' 'select_ln890_407' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.73ns)   --->   "%add_ln890_214 = add i11 %indvar_flatten31, i11 1"   --->   Operation 243 'add' 'add_ln890_214' <Predicate = (!icmp_ln890_1200)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.30ns)   --->   "%select_ln890_408 = select i1 %icmp_ln890_1200, i11 1, i11 %add_ln890_214"   --->   Operation 244 'select' 'select_ln890_408' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10.preheader"   --->   Operation 245 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.74>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_20, void %.loopexit1218, i4 6, void %.preheader9.preheader"   --->   Operation 246 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:18708]   --->   Operation 247 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln18708 = br i1 %tmp_359, void %.split26, void %.loopexit1135" [./dut.cpp:18708]   --->   Operation 248 'br' 'br_ln18708' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 249 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_359)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1157"   --->   Operation 250 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_359)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 251 'zext' 'zext_ln886' <Predicate = (!tmp_359)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast"   --->   Operation 252 'icmp' 'icmp_ln886' <Predicate = (!tmp_359)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln18710 = br i1 %icmp_ln886, void, void %.loopexit1135" [./dut.cpp:18710]   --->   Operation 253 'br' 'br_ln18710' <Predicate = (!tmp_359)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.65ns)   --->   "%icmp_ln18713 = icmp_eq  i4 %c3, i4 6" [./dut.cpp:18713]   --->   Operation 254 'icmp' 'icmp_ln18713' <Predicate = (!tmp_359 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln18713 = br i1 %icmp_ln18713, void %.preheader6.preheader, void %.preheader7.preheader" [./dut.cpp:18713]   --->   Operation 255 'br' 'br_ln18713' <Predicate = (!tmp_359 & !icmp_ln886)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 256 'br' 'br_ln890' <Predicate = (!tmp_359 & !icmp_ln886 & !icmp_ln18713)> <Delay = 0.38>
ST_15 : Operation 257 [1/1] (0.38ns)   --->   "%br_ln18723 = br void %.preheader7" [./dut.cpp:18723]   --->   Operation 257 'br' 'br_ln18723' <Predicate = (!tmp_359 & !icmp_ln886 & icmp_ln18713)> <Delay = 0.38>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln18748 = br i1 %or_ln18627, void %.loopexit1220, void %.preheader.preheader.preheader" [./dut.cpp:18748]   --->   Operation 258 'br' 'br_ln18748' <Predicate = (icmp_ln886) | (tmp_359)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (0.38ns)   --->   "%br_ln18756 = br void %.preheader.preheader" [./dut.cpp:18756]   --->   Operation 259 'br' 'br_ln18756' <Predicate = (or_ln18627 & icmp_ln886) | (or_ln18627 & tmp_359)> <Delay = 0.38>

State 16 <SV = 3> <Delay = 0.70>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%c4_V_17 = phi i4 %add_ln691_1165, void, i4 0, void %.preheader6.preheader"   --->   Operation 260 'phi' 'c4_V_17' <Predicate = (!icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.70ns)   --->   "%add_ln691_1165 = add i4 %c4_V_17, i4 1"   --->   Operation 261 'add' 'add_ln691_1165' <Predicate = (!icmp_ln18713)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.65ns)   --->   "%icmp_ln890_1194 = icmp_eq  i4 %c4_V_17, i4 8"   --->   Operation 262 'icmp' 'icmp_ln890_1194' <Predicate = (!icmp_ln18713)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln18728 = br i1 %icmp_ln890_1194, void %.split20, void %.loopexit1218.loopexit" [./dut.cpp:18728]   --->   Operation 264 'br' 'br_ln18728' <Predicate = (!icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln18728 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1153" [./dut.cpp:18728]   --->   Operation 265 'specloopname' 'specloopname_ln18728' <Predicate = (!icmp_ln18713 & !icmp_ln890_1194)> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.38ns)   --->   "%br_ln18730 = br void" [./dut.cpp:18730]   --->   Operation 266 'br' 'br_ln18730' <Predicate = (!icmp_ln18713 & !icmp_ln890_1194)> <Delay = 0.38>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 267 'br' 'br_ln0' <Predicate = (!icmp_ln18713 & icmp_ln890_1194)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1163, void, i4 0, void %.preheader7.preheader"   --->   Operation 268 'phi' 'c4_V' <Predicate = (icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.70ns)   --->   "%add_ln691_1163 = add i4 %c4_V, i4 1"   --->   Operation 269 'add' 'add_ln691_1163' <Predicate = (icmp_ln18713)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln18723 = trunc i4 %c4_V" [./dut.cpp:18723]   --->   Operation 270 'trunc' 'trunc_ln18723' <Predicate = (icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_421_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18723, i4 0"   --->   Operation 271 'bitconcatenate' 'tmp_421_cast' <Predicate = (icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (0.65ns)   --->   "%icmp_ln890_1193 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 272 'icmp' 'icmp_ln890_1193' <Predicate = (icmp_ln18713)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 273 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln18714 = br i1 %icmp_ln890_1193, void %.split24, void %.loopexit1218.loopexit339" [./dut.cpp:18714]   --->   Operation 274 'br' 'br_ln18714' <Predicate = (icmp_ln18713)> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln18714 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1158" [./dut.cpp:18714]   --->   Operation 275 'specloopname' 'specloopname_ln18714' <Predicate = (icmp_ln18713 & !icmp_ln890_1193)> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.38ns)   --->   "%br_ln18716 = br void" [./dut.cpp:18716]   --->   Operation 276 'br' 'br_ln18716' <Predicate = (icmp_ln18713 & !icmp_ln890_1193)> <Delay = 0.38>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 277 'br' 'br_ln0' <Predicate = (icmp_ln18713 & icmp_ln890_1193)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.70ns)   --->   "%c3_20 = add i4 %c3, i4 1" [./dut.cpp:18708]   --->   Operation 278 'add' 'c3_20' <Predicate = (icmp_ln18713 & icmp_ln890_1193) | (!icmp_ln18713 & icmp_ln890_1194)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 279 'br' 'br_ln0' <Predicate = (icmp_ln18713 & icmp_ln890_1193) | (!icmp_ln18713 & icmp_ln890_1194)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 0.70>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%c5_V_65 = phi i5 %add_ln691_1166, void %.split18, i5 0, void %.split20"   --->   Operation 280 'phi' 'c5_V_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.70ns)   --->   "%add_ln691_1166 = add i5 %c5_V_65, i5 1"   --->   Operation 281 'add' 'add_ln691_1166' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.63ns)   --->   "%icmp_ln890_1205 = icmp_eq  i5 %c5_V_65, i5 16"   --->   Operation 282 'icmp' 'icmp_ln890_1205' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 283 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln18730 = br i1 %icmp_ln890_1205, void %.split18, void" [./dut.cpp:18730]   --->   Operation 284 'br' 'br_ln18730' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln890_1205)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 2.43>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln18730 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1165" [./dut.cpp:18730]   --->   Operation 286 'specloopname' 'specloopname_ln18730' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (1.21ns)   --->   "%tmp_372 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 287 'read' 'tmp_372' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_18 : Operation 288 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124, i512 %tmp_372" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 288 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 289 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.70>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1164, void %.split22, i5 0, void %.split24"   --->   Operation 290 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.70ns)   --->   "%add_ln691_1164 = add i5 %c5_V, i5 1"   --->   Operation 291 'add' 'add_ln691_1164' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln18723 = zext i5 %c5_V" [./dut.cpp:18723]   --->   Operation 292 'zext' 'zext_ln18723' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (0.70ns)   --->   "%add_ln18723 = add i7 %tmp_421_cast, i7 %zext_ln18723" [./dut.cpp:18723]   --->   Operation 293 'add' 'add_ln18723' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln18723_1 = zext i7 %add_ln18723" [./dut.cpp:18723]   --->   Operation 294 'zext' 'zext_ln18723_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_5 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18723_1" [./dut.cpp:18723]   --->   Operation 295 'getelementptr' 'local_C_ping_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.63ns)   --->   "%icmp_ln890_1204 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 296 'icmp' 'icmp_ln890_1204' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln18716 = br i1 %icmp_ln890_1204, void %.split22, void" [./dut.cpp:18716]   --->   Operation 298 'br' 'br_ln18716' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 299 'br' 'br_ln0' <Predicate = (icmp_ln890_1204)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 2.41>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln18716 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1159" [./dut.cpp:18716]   --->   Operation 300 'specloopname' 'specloopname_ln18716' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (1.21ns)   --->   "%tmp_371 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 301 'read' 'tmp_371' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_20 : Operation 302 [1/1] (1.20ns)   --->   "%store_ln18723 = store i512 %tmp_371, i7 %local_C_ping_V_addr_5" [./dut.cpp:18723]   --->   Operation 302 'store' 'store_ln18723' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_20 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 303 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.20>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18756, i4 %select_ln18756_2" [./dut.cpp:18756]   --->   Operation 304 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_3 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_11" [./dut.cpp:18756]   --->   Operation 305 'getelementptr' 'local_C_pong_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [2/2] (1.20ns)   --->   "%in_data_V_13 = load i7 %local_C_pong_V_addr_3" [./dut.cpp:18756]   --->   Operation 306 'load' 'in_data_V_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 22 <SV = 5> <Delay = 1.20>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_19_C_IO_L2_in_6_x1_loop_21_C_IO_L2_in_6_x1_loop_22_str"   --->   Operation 307 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 308 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_20_C_IO_L2_in_6_x1_loop_21_C_IO_L2_in_6_x1_loop_22_str"   --->   Operation 309 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_21_C_IO_L2_in_6_x1_loop_22_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln18758 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1119" [./dut.cpp:18758]   --->   Operation 311 'specloopname' 'specloopname_ln18758' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/2] (1.20ns)   --->   "%in_data_V_13 = load i7 %local_C_pong_V_addr_3" [./dut.cpp:18756]   --->   Operation 312 'load' 'in_data_V_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_22 : Operation 313 [1/1] (0.38ns)   --->   "%br_ln18760 = br void" [./dut.cpp:18760]   --->   Operation 313 'br' 'br_ln18760' <Predicate = true> <Delay = 0.38>

State 23 <SV = 6> <Delay = 1.77>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%indvar_flatten77 = phi i6 0, void %.preheader, i6 %add_ln890_215, void %ifFalse70"   --->   Operation 314 'phi' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%n_V_3 = phi i2 0, void %.preheader, i2 %add_ln691_1160, void %ifFalse70"   --->   Operation 315 'phi' 'n_V_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i512 %in_data_V_13, void %.preheader, i512 %zext_ln1497_3, void %ifFalse70"   --->   Operation 316 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (0.70ns)   --->   "%add_ln890_215 = add i6 %indvar_flatten77, i6 1"   --->   Operation 317 'add' 'add_ln890_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (0.61ns)   --->   "%icmp_ln890_1203 = icmp_eq  i6 %indvar_flatten77, i6 32"   --->   Operation 318 'icmp' 'icmp_ln890_1203' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1203, void %.split30, void"   --->   Operation 319 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%data_split_V_1_23_load = load i256 %data_split_V_1_23" [./dut.cpp:18768]   --->   Operation 320 'load' 'data_split_V_1_23_load' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%data_split_V_1_24_load = load i256 %data_split_V_1_24" [./dut.cpp:18768]   --->   Operation 321 'load' 'data_split_V_1_24_load' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_23_C_IO_L2_in_6_x1_loop_24_str"   --->   Operation 322 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 323 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.34ns)   --->   "%icmp_ln878_6 = icmp_eq  i2 %n_V_3, i2 2"   --->   Operation 324 'icmp' 'icmp_ln878_6' <Predicate = (!icmp_ln890_1203)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 325 [1/1] (0.27ns)   --->   "%select_ln18760 = select i1 %icmp_ln878_6, i2 0, i2 %n_V_3" [./dut.cpp:18760]   --->   Operation 325 'select' 'select_ln18760' <Predicate = (!icmp_ln890_1203)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (0.57ns)   --->   "%select_ln18760_1 = select i1 %icmp_ln878_6, i512 %in_data_V_13, i512 %p_Val2_7" [./dut.cpp:18760]   --->   Operation 326 'select' 'select_ln18760_1' <Predicate = (!icmp_ln890_1203)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49"   --->   Operation 327 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1156"   --->   Operation 328 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%data_split_V_0_69 = trunc i512 %select_ln18760_1"   --->   Operation 329 'trunc' 'data_split_V_0_69' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln18768 = trunc i2 %select_ln18760" [./dut.cpp:18768]   --->   Operation 330 'trunc' 'trunc_ln18768' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.42ns)   --->   "%data_split_V_1_31 = select i1 %trunc_ln18768, i256 %data_split_V_0_69, i256 %data_split_V_1_24_load" [./dut.cpp:18768]   --->   Operation 331 'select' 'data_split_V_1_31' <Predicate = (!icmp_ln890_1203)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.42ns)   --->   "%data_split_V_1_32 = select i1 %trunc_ln18768, i256 %data_split_V_1_23_load, i256 %data_split_V_0_69" [./dut.cpp:18768]   --->   Operation 332 'select' 'data_split_V_1_32' <Predicate = (!icmp_ln890_1203)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%r_7 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18760_1, i32 256, i32 511"   --->   Operation 333 'partselect' 'r_7' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i256 %r_7"   --->   Operation 334 'zext' 'zext_ln1497_3' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.43ns)   --->   "%add_ln691_1160 = add i2 %select_ln18760, i2 1"   --->   Operation 335 'add' 'add_ln691_1160' <Predicate = (!icmp_ln890_1203)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 336 [1/1] (0.34ns)   --->   "%icmp_ln878_7 = icmp_eq  i2 %add_ln691_1160, i2 2"   --->   Operation 336 'icmp' 'icmp_ln878_7' <Predicate = (!icmp_ln890_1203)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_7, void %ifFalse70, void %ifTrue69"   --->   Operation 337 'br' 'br_ln878' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 338 [1/1] (0.42ns)   --->   "%select_ln18772 = select i1 %select_ln18756_1, i256 %data_split_V_1_31, i256 %data_split_V_1_32" [./dut.cpp:18772]   --->   Operation 338 'select' 'select_ln18772' <Predicate = (!icmp_ln890_1203 & icmp_ln878_7)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln18768 = store i256 %data_split_V_1_31, i256 %data_split_V_1_24" [./dut.cpp:18768]   --->   Operation 339 'store' 'store_ln18768' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln18768 = store i256 %data_split_V_1_32, i256 %data_split_V_1_23" [./dut.cpp:18768]   --->   Operation 340 'store' 'store_ln18768' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 341 'br' 'br_ln0' <Predicate = (!icmp_ln890_1203)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 1.21>
ST_24 : Operation 342 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x1131, i256 %select_ln18772" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 342 'write' 'write_ln174' <Predicate = (icmp_ln878_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse70"   --->   Operation 343 'br' 'br_ln0' <Predicate = (icmp_ln878_7)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 1.03>
ST_25 : Operation 344 [1/1] (0.70ns)   --->   "%add_ln691_1159 = add i4 %select_ln18756, i4 1"   --->   Operation 344 'add' 'add_ln691_1159' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 345 [1/1] (0.72ns)   --->   "%add_ln890_211 = add i10 %indvar_flatten85, i10 1"   --->   Operation 345 'add' 'add_ln890_211' <Predicate = (!or_ln18755)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [1/1] (0.30ns)   --->   "%select_ln890_405 = select i1 %or_ln18755, i10 1, i10 %add_ln890_211"   --->   Operation 346 'select' 'select_ln890_405' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 347 [1/1] (0.73ns)   --->   "%add_ln890_212 = add i11 %indvar_flatten109, i11 1"   --->   Operation 347 'add' 'add_ln890_212' <Predicate = (!icmp_ln890_1197)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.30ns)   --->   "%select_ln890_406 = select i1 %icmp_ln890_1197, i11 1, i11 %add_ln890_212"   --->   Operation 348 'select' 'select_ln890_406' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 349 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 2> <Delay = 2.33>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%indvar_flatten229 = phi i17 %add_ln18793, void, i17 0, void %.preheader69.preheader.preheader" [./dut.cpp:18793]   --->   Operation 350 'phi' 'indvar_flatten229' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%indvar_flatten195 = phi i11 %select_ln890_402, void, i11 0, void %.preheader69.preheader.preheader"   --->   Operation 351 'phi' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%indvar_flatten171 = phi i10 %select_ln890_401, void, i10 0, void %.preheader69.preheader.preheader"   --->   Operation 352 'phi' 'indvar_flatten171' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890, void, i6 0, void %.preheader69.preheader.preheader"   --->   Operation 353 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1154, void, i4 0, void %.preheader69.preheader.preheader"   --->   Operation 354 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.79ns)   --->   "%add_ln18793 = add i17 %indvar_flatten229, i17 1" [./dut.cpp:18793]   --->   Operation 355 'add' 'add_ln18793' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%empty_2450 = trunc i6 %c6_V"   --->   Operation 356 'trunc' 'empty_2450' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.68ns)   --->   "%icmp_ln18793 = icmp_eq  i17 %indvar_flatten229, i17 65536" [./dut.cpp:18793]   --->   Operation 357 'icmp' 'icmp_ln18793' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln18793 = br i1 %icmp_ln18793, void %.preheader69, void %.loopexit1214" [./dut.cpp:18793]   --->   Operation 358 'br' 'br_ln18793' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (0.61ns)   --->   "%icmp_ln890_1189 = icmp_eq  i11 %indvar_flatten195, i11 512"   --->   Operation 359 'icmp' 'icmp_ln890_1189' <Predicate = (!icmp_ln18793)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 360 [1/1] (0.12ns)   --->   "%xor_ln18793 = xor i1 %icmp_ln890_1189, i1 1" [./dut.cpp:18793]   --->   Operation 360 'xor' 'xor_ln18793' <Predicate = (!icmp_ln18793)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800_1)   --->   "%and_ln18793 = and i1 %empty_2450, i1 %xor_ln18793" [./dut.cpp:18793]   --->   Operation 361 'and' 'and_ln18793' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 362 [1/1] (0.65ns)   --->   "%icmp_ln890_1190 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 362 'icmp' 'icmp_ln890_1190' <Predicate = (!icmp_ln18793)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln18799_1)   --->   "%and_ln18793_1 = and i1 %icmp_ln890_1190, i1 %xor_ln18793" [./dut.cpp:18793]   --->   Operation 363 'and' 'and_ln18793_1' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (0.60ns)   --->   "%icmp_ln890_1191 = icmp_eq  i10 %indvar_flatten171, i10 256"   --->   Operation 364 'icmp' 'icmp_ln890_1191' <Predicate = (!icmp_ln18793)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.12ns)   --->   "%and_ln18793_2 = and i1 %icmp_ln890_1191, i1 %xor_ln18793" [./dut.cpp:18793]   --->   Operation 365 'and' 'and_ln18793_2' <Predicate = (!icmp_ln18793)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [1/1] (0.12ns)   --->   "%or_ln18799 = or i1 %and_ln18793_2, i1 %icmp_ln890_1189" [./dut.cpp:18799]   --->   Operation 366 'or' 'or_ln18799' <Predicate = (!icmp_ln18793)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [1/1] (0.29ns)   --->   "%select_ln18799 = select i1 %or_ln18799, i6 0, i6 %c6_V" [./dut.cpp:18799]   --->   Operation 367 'select' 'select_ln18799' <Predicate = (!icmp_ln18793)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln18799_1)   --->   "%xor_ln18799 = xor i1 %icmp_ln890_1191, i1 1" [./dut.cpp:18799]   --->   Operation 368 'xor' 'xor_ln18799' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln18799_1 = or i1 %icmp_ln890_1189, i1 %xor_ln18799" [./dut.cpp:18799]   --->   Operation 369 'or' 'or_ln18799_1' <Predicate = (!icmp_ln18793)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800_1)   --->   "%and_ln18799 = and i1 %and_ln18793, i1 %or_ln18799_1" [./dut.cpp:18799]   --->   Operation 370 'and' 'and_ln18799' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 371 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18799_1 = and i1 %and_ln18793_1, i1 %or_ln18799_1" [./dut.cpp:18799]   --->   Operation 371 'and' 'and_ln18799_1' <Predicate = (!icmp_ln18793)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 372 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln18799, i6 1"   --->   Operation 372 'add' 'add_ln691' <Predicate = (!icmp_ln18793)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800)   --->   "%or_ln18800 = or i1 %and_ln18799_1, i1 %and_ln18793_2" [./dut.cpp:18800]   --->   Operation 373 'or' 'or_ln18800' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800)   --->   "%or_ln18800_1 = or i1 %or_ln18800, i1 %icmp_ln890_1189" [./dut.cpp:18800]   --->   Operation 374 'or' 'or_ln18800_1' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18800 = select i1 %or_ln18800_1, i4 0, i4 %c7_V" [./dut.cpp:18800]   --->   Operation 375 'select' 'select_ln18800' <Predicate = (!icmp_ln18793)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800_1)   --->   "%empty_2451 = trunc i6 %add_ln691"   --->   Operation 376 'trunc' 'empty_2451' <Predicate = (!icmp_ln18793)> <Delay = 0.00>
ST_26 : Operation 377 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18800_1 = select i1 %and_ln18799_1, i1 %empty_2451, i1 %and_ln18799" [./dut.cpp:18800]   --->   Operation 377 'select' 'select_ln18800_1' <Predicate = (!icmp_ln18793)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 378 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln18799_1, i6 %add_ln691, i6 %select_ln18799"   --->   Operation 378 'select' 'select_ln890' <Predicate = (!icmp_ln18793)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800_2)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4"   --->   Operation 379 'partselect' 'tmp' <Predicate = (!icmp_ln18793)> <Delay = 0.00>
ST_26 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800_2)   --->   "%tmp_358 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 380 'partselect' 'tmp_358' <Predicate = (!icmp_ln18793)> <Delay = 0.00>
ST_26 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln18800_2)   --->   "%select_ln18799_1 = select i1 %or_ln18799, i4 0, i4 %tmp_358" [./dut.cpp:18799]   --->   Operation 381 'select' 'select_ln18799_1' <Predicate = (!icmp_ln18793)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 382 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18800_2 = select i1 %and_ln18799_1, i4 %tmp, i4 %select_ln18799_1" [./dut.cpp:18800]   --->   Operation 382 'select' 'select_ln18800_2' <Predicate = (!icmp_ln18793)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 383 [1/1] (0.00ns)   --->   "%ret_ln18863 = ret" [./dut.cpp:18863]   --->   Operation 383 'ret' 'ret_ln18863' <Predicate = (icmp_ln18793)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 1.20>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18800, i4 %select_ln18800_2" [./dut.cpp:18800]   --->   Operation 384 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s" [./dut.cpp:18800]   --->   Operation 385 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 386 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:18800]   --->   Operation 386 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 28 <SV = 4> <Delay = 1.20>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_25_C_IO_L2_in_6_x1_loop_27_C_IO_L2_in_6_x1_loop_28_str"   --->   Operation 387 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 388 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_26_C_IO_L2_in_6_x1_loop_27_C_IO_L2_in_6_x1_loop_28_str"   --->   Operation 389 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_27_C_IO_L2_in_6_x1_loop_28_str"   --->   Operation 390 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%specloopname_ln18802 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1155" [./dut.cpp:18802]   --->   Operation 391 'specloopname' 'specloopname_ln18802' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:18800]   --->   Operation 392 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_28 : Operation 393 [1/1] (0.38ns)   --->   "%br_ln18804 = br void" [./dut.cpp:18804]   --->   Operation 393 'br' 'br_ln18804' <Predicate = true> <Delay = 0.38>

State 29 <SV = 5> <Delay = 1.77>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%indvar_flatten163 = phi i6 0, void %.preheader69, i6 %add_ln890_209, void %ifFalse156"   --->   Operation 394 'phi' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.preheader69, i2 %add_ln691_1155, void %ifFalse156"   --->   Operation 395 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i512 %in_data_V, void %.preheader69, i512 %zext_ln1497, void %ifFalse156"   --->   Operation 396 'phi' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.70ns)   --->   "%add_ln890_209 = add i6 %indvar_flatten163, i6 1"   --->   Operation 397 'add' 'add_ln890_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (0.61ns)   --->   "%icmp_ln890_1192 = icmp_eq  i6 %indvar_flatten163, i6 32"   --->   Operation 398 'icmp' 'icmp_ln890_1192' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1192, void %.split7, void"   --->   Operation 399 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%data_split_V_1_25_load = load i256 %data_split_V_1_25" [./dut.cpp:18812]   --->   Operation 400 'load' 'data_split_V_1_25_load' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%data_split_V_1_26_load = load i256 %data_split_V_1_26" [./dut.cpp:18812]   --->   Operation 401 'load' 'data_split_V_1_26_load' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_6_x1_loop_29_C_IO_L2_in_6_x1_loop_30_str"   --->   Operation 402 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 403 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (0.34ns)   --->   "%icmp_ln878305 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 404 'icmp' 'icmp_ln878305' <Predicate = (!icmp_ln890_1192)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (0.27ns)   --->   "%select_ln18804 = select i1 %icmp_ln878305, i2 0, i2 %n_V" [./dut.cpp:18804]   --->   Operation 405 'select' 'select_ln18804' <Predicate = (!icmp_ln890_1192)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (0.57ns)   --->   "%select_ln18804_1 = select i1 %icmp_ln878305, i512 %in_data_V, i512 %p_Val2_8" [./dut.cpp:18804]   --->   Operation 406 'select' 'select_ln18804_1' <Predicate = (!icmp_ln890_1192)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 407 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49"   --->   Operation 407 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1148"   --->   Operation 408 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (0.00ns)   --->   "%data_split_V_0_70 = trunc i512 %select_ln18804_1"   --->   Operation 409 'trunc' 'data_split_V_0_70' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln18812 = trunc i2 %select_ln18804" [./dut.cpp:18812]   --->   Operation 410 'trunc' 'trunc_ln18812' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (0.42ns)   --->   "%data_split_V_1_28 = select i1 %trunc_ln18812, i256 %data_split_V_0_70, i256 %data_split_V_1_26_load" [./dut.cpp:18812]   --->   Operation 411 'select' 'data_split_V_1_28' <Predicate = (!icmp_ln890_1192)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 412 [1/1] (0.42ns)   --->   "%data_split_V_1_29 = select i1 %trunc_ln18812, i256 %data_split_V_1_25_load, i256 %data_split_V_0_70" [./dut.cpp:18812]   --->   Operation 412 'select' 'data_split_V_1_29' <Predicate = (!icmp_ln890_1192)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 413 [1/1] (0.00ns)   --->   "%r_8 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18804_1, i32 256, i32 511"   --->   Operation 413 'partselect' 'r_8' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_8"   --->   Operation 414 'zext' 'zext_ln1497' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (0.43ns)   --->   "%add_ln691_1155 = add i2 %select_ln18804, i2 1"   --->   Operation 415 'add' 'add_ln691_1155' <Predicate = (!icmp_ln890_1192)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %add_ln691_1155, i2 2"   --->   Operation 416 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln890_1192)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878, void %ifFalse156, void %ifTrue155"   --->   Operation 417 'br' 'br_ln878' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 418 [1/1] (0.42ns)   --->   "%select_ln18816 = select i1 %select_ln18800_1, i256 %data_split_V_1_28, i256 %data_split_V_1_29" [./dut.cpp:18816]   --->   Operation 418 'select' 'select_ln18816' <Predicate = (!icmp_ln890_1192 & icmp_ln878)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%store_ln18812 = store i256 %data_split_V_1_28, i256 %data_split_V_1_26" [./dut.cpp:18812]   --->   Operation 419 'store' 'store_ln18812' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%store_ln18812 = store i256 %data_split_V_1_29, i256 %data_split_V_1_25" [./dut.cpp:18812]   --->   Operation 420 'store' 'store_ln18812' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 421 'br' 'br_ln0' <Predicate = (!icmp_ln890_1192)> <Delay = 0.00>

State 30 <SV = 6> <Delay = 1.21>
ST_30 : Operation 422 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_6_x1131, i256 %select_ln18816" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 422 'write' 'write_ln174' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse156"   --->   Operation 423 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 1.03>
ST_31 : Operation 424 [1/1] (0.70ns)   --->   "%add_ln691_1154 = add i4 %select_ln18800, i4 1"   --->   Operation 424 'add' 'add_ln691_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 425 [1/1] (0.72ns)   --->   "%add_ln890 = add i10 %indvar_flatten171, i10 1"   --->   Operation 425 'add' 'add_ln890' <Predicate = (!or_ln18799)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 426 [1/1] (0.30ns)   --->   "%select_ln890_401 = select i1 %or_ln18799, i10 1, i10 %add_ln890"   --->   Operation 426 'select' 'select_ln890_401' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 427 [1/1] (0.73ns)   --->   "%add_ln890_208 = add i11 %indvar_flatten195, i11 1"   --->   Operation 427 'add' 'add_ln890_208' <Predicate = (!icmp_ln890_1189)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [1/1] (0.30ns)   --->   "%select_ln890_402 = select i1 %icmp_ln890_1189, i11 1, i11 %add_ln890_208"   --->   Operation 428 'select' 'select_ln890_402' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader69.preheader"   --->   Operation 429 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten151') with incoming values : ('add_ln890_210') [20]  (0.387 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1158') [21]  (0 ns)
	'icmp' operation ('icmp_ln890303') [30]  (0.5 ns)
	'select' operation ('select_ln18627', ./dut.cpp:18627) [31]  (0.278 ns)
	'sub' operation ('add_i_i780_cast', ./dut.cpp:18627) [37]  (0.706 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18634) [42]  (0 ns)
	'icmp' operation ('icmp_ln18639', ./dut.cpp:18639) [52]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18634) [113]  (0.708 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1170') [66]  (0 ns)
	'add' operation ('add_ln691_1170') [67]  (0.707 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [74]  (1.22 ns)

 <State 7>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1168') [94]  (0 ns)
	'add' operation ('add_ln691_1168') [95]  (0.707 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [105]  (1.22 ns)
	'store' operation ('store_ln18649', ./dut.cpp:18649) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18618 [106]  (1.2 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten109') with incoming values : ('select_ln890_406') [288]  (0 ns)
	'icmp' operation ('icmp_ln890_1197') [299]  (0.617 ns)
	'xor' operation ('xor_ln18749', ./dut.cpp:18749) [300]  (0.122 ns)
	'and' operation ('and_ln18749_2', ./dut.cpp:18749) [305]  (0.122 ns)
	'or' operation ('or_ln18755', ./dut.cpp:18755) [307]  (0.122 ns)
	'select' operation ('select_ln18755', ./dut.cpp:18755) [308]  (0.293 ns)
	'add' operation ('add_ln691_1156') [313]  (0.706 ns)
	'select' operation ('select_ln18756_2', ./dut.cpp:18756) [324]  (0.351 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr_6', ./dut.cpp:18682) [159]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18682) on array 'local_C_ping.V', ./dut.cpp:18617 [161]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18682) on array 'local_C_ping.V', ./dut.cpp:18617 [161]  (1.2 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1162') [165]  (0 ns)
	'icmp' operation ('icmp_ln878_8') [175]  (0.343 ns)
	'select' operation ('select_ln18686_1', ./dut.cpp:18686) [177]  (0.578 ns)
	'select' operation ('data_split.V[1]', ./dut.cpp:18694) [183]  (0.426 ns)
	'select' operation ('select_ln18698', ./dut.cpp:18698) [190]  (0.426 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_6_x1131' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [191]  (1.22 ns)

 <State 14>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_214') [201]  (0.735 ns)
	'select' operation ('select_ln890_408') [202]  (0.301 ns)

 <State 15>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18708) [209]  (0 ns)
	'icmp' operation ('icmp_ln18713', ./dut.cpp:18713) [219]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 16>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18708) [280]  (0.708 ns)

 <State 17>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1166') [233]  (0 ns)
	'add' operation ('add_ln691_1166') [234]  (0.707 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [240]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [241]  (1.22 ns)

 <State 19>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1164') [261]  (0 ns)
	'add' operation ('add_ln691_1164') [262]  (0.707 ns)

 <State 20>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [272]  (1.22 ns)
	'store' operation ('store_ln18723', ./dut.cpp:18723) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18617 [273]  (1.2 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_pong_V_addr_3', ./dut.cpp:18756) [326]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18756) on array 'local_C_pong.V', ./dut.cpp:18618 [328]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18756) on array 'local_C_pong.V', ./dut.cpp:18618 [328]  (1.2 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1160') [332]  (0 ns)
	'icmp' operation ('icmp_ln878_6') [342]  (0.343 ns)
	'select' operation ('select_ln18760_1', ./dut.cpp:18760) [344]  (0.578 ns)
	'select' operation ('data_split.V[1]', ./dut.cpp:18768) [349]  (0.426 ns)
	'select' operation ('select_ln18772', ./dut.cpp:18772) [357]  (0.426 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_6_x1131' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [358]  (1.22 ns)

 <State 25>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_212') [368]  (0.735 ns)
	'select' operation ('select_ln890_406') [369]  (0.301 ns)

 <State 26>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten195') with incoming values : ('select_ln890_402') [384]  (0 ns)
	'icmp' operation ('icmp_ln890_1189') [395]  (0.617 ns)
	'xor' operation ('xor_ln18793', ./dut.cpp:18793) [396]  (0.122 ns)
	'and' operation ('and_ln18793_2', ./dut.cpp:18793) [401]  (0.122 ns)
	'or' operation ('or_ln18799', ./dut.cpp:18799) [403]  (0.122 ns)
	'select' operation ('select_ln18799', ./dut.cpp:18799) [404]  (0.293 ns)
	'add' operation ('add_ln691') [409]  (0.706 ns)
	'select' operation ('select_ln18800_2', ./dut.cpp:18800) [420]  (0.351 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr', ./dut.cpp:18800) [422]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18800) on array 'local_C_ping.V', ./dut.cpp:18617 [424]  (1.2 ns)

 <State 28>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18800) on array 'local_C_ping.V', ./dut.cpp:18617 [424]  (1.2 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1155') [428]  (0 ns)
	'icmp' operation ('icmp_ln878305') [438]  (0.343 ns)
	'select' operation ('select_ln18804_1', ./dut.cpp:18804) [440]  (0.578 ns)
	'select' operation ('data_split.V[1]', ./dut.cpp:18812) [445]  (0.426 ns)
	'select' operation ('select_ln18816', ./dut.cpp:18816) [453]  (0.426 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_PE_0_6_x1131' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [454]  (1.22 ns)

 <State 31>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_208') [464]  (0.735 ns)
	'select' operation ('select_ln890_402') [465]  (0.301 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
