

================================================================
== Vivado HLS Report for 'add_bias_pre_L1'
================================================================
* Date:           Sun Oct 27 17:45:49 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       medium_throughput
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.296|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  811|  812|  800|  800| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- fill    |  811|  811|        14|          2|          1|   400|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     100|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     472|     209|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     136|
|Register         |        0|      -|     397|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     869|     573|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |mlp_mux_832_18_2_1_U1    |mlp_mux_832_18_2_1    |        0|      0|  233|   49|
    |mlp_urem_9ns_7ns_bkb_U2  |mlp_urem_9ns_7ns_bkb  |        0|      0|  239|  160|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  472|  209|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |mlp_mul_mul_9ns_1cud_U3  |mlp_mul_mul_9ns_1cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_375_p2          |     +    |      0|  0|  16|           9|           1|
    |next_mul_fu_405_p2   |     +    |      0|  0|  25|          18|          10|
    |next_urem_fu_393_p2  |     +    |      0|  0|  16|           9|           1|
    |ap_condition_279     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_293     |    and   |      0|  0|   2|           1|           1|
    |tmp_6_fu_452_p2      |   icmp   |      0|  0|  13|           9|           6|
    |tmp_fu_399_p2        |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_457_p3   |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 100|          59|          40|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  17|          4|    1|          4|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6            |   9|          2|    1|          2|
    |ap_phi_mux_i4_phi_fu_320_p6        |  13|          3|    9|         27|
    |ap_phi_mux_phi_mul_phi_fu_365_p6   |  13|          3|   18|         54|
    |ap_phi_mux_phi_urem_phi_fu_334_p6  |  13|          3|    9|         27|
    |i4_reg_316                         |   9|          2|    9|         18|
    |phi_mul_reg_361                    |   9|          2|   18|         36|
    |phi_urem_reg_330                   |   9|          2|    9|         18|
    |result_0_V_address0                |  13|          3|    6|         18|
    |result_0_V_d0                      |  13|          3|   18|         54|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 136|         31|  100|        262|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |arrayNo1_reg_634             |   9|   0|    9|          0|
    |do_init_reg_344              |   1|   0|    1|          0|
    |i4_reg_316                   |   9|   0|    9|          0|
    |i_reg_500                    |   9|   0|    9|          0|
    |idx_urem_reg_607             |   9|   0|    9|          0|
    |mul_reg_629                  |  20|   0|   20|          0|
    |next_mul_reg_557             |  18|   0|   18|          0|
    |next_urem_reg_547            |   9|   0|    9|          0|
    |phi_mul_reg_361              |  18|   0|   18|          0|
    |phi_urem_reg_330             |   9|   0|    9|          0|
    |tmp_4_reg_612                |  18|   0|   18|          0|
    |tmp_reg_553                  |   1|   0|    1|          0|
    |arrayNo1_reg_634             |  64|  32|    9|          0|
    |do_init_reg_344              |  64|  32|    1|          0|
    |tmp_4_reg_612                |  64|  32|   18|          0|
    |tmp_reg_553                  |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 397| 128|  170|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_done              | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | add_bias_pre_L1 | return value |
|input_0_V_address0   | out |    6|  ap_memory |    input_0_V    |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |    input_0_V    |     array    |
|input_0_V_q0         |  in |   18|  ap_memory |    input_0_V    |     array    |
|input_1_V_address0   | out |    6|  ap_memory |    input_1_V    |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |    input_1_V    |     array    |
|input_1_V_q0         |  in |   18|  ap_memory |    input_1_V    |     array    |
|input_2_V_address0   | out |    6|  ap_memory |    input_2_V    |     array    |
|input_2_V_ce0        | out |    1|  ap_memory |    input_2_V    |     array    |
|input_2_V_q0         |  in |   18|  ap_memory |    input_2_V    |     array    |
|input_3_V_address0   | out |    6|  ap_memory |    input_3_V    |     array    |
|input_3_V_ce0        | out |    1|  ap_memory |    input_3_V    |     array    |
|input_3_V_q0         |  in |   18|  ap_memory |    input_3_V    |     array    |
|input_4_V_address0   | out |    6|  ap_memory |    input_4_V    |     array    |
|input_4_V_ce0        | out |    1|  ap_memory |    input_4_V    |     array    |
|input_4_V_q0         |  in |   18|  ap_memory |    input_4_V    |     array    |
|input_5_V_address0   | out |    6|  ap_memory |    input_5_V    |     array    |
|input_5_V_ce0        | out |    1|  ap_memory |    input_5_V    |     array    |
|input_5_V_q0         |  in |   18|  ap_memory |    input_5_V    |     array    |
|input_6_V_address0   | out |    6|  ap_memory |    input_6_V    |     array    |
|input_6_V_ce0        | out |    1|  ap_memory |    input_6_V    |     array    |
|input_6_V_q0         |  in |   18|  ap_memory |    input_6_V    |     array    |
|input_7_V_address0   | out |    6|  ap_memory |    input_7_V    |     array    |
|input_7_V_ce0        | out |    1|  ap_memory |    input_7_V    |     array    |
|input_7_V_q0         |  in |   18|  ap_memory |    input_7_V    |     array    |
|result_0_V_address0  | out |    6|  ap_memory |    result_0_V   |     array    |
|result_0_V_ce0       | out |    1|  ap_memory |    result_0_V   |     array    |
|result_0_V_we0       | out |    1|  ap_memory |    result_0_V   |     array    |
|result_0_V_d0        | out |   18|  ap_memory |    result_0_V   |     array    |
|result_1_V_address0  | out |    6|  ap_memory |    result_1_V   |     array    |
|result_1_V_ce0       | out |    1|  ap_memory |    result_1_V   |     array    |
|result_1_V_we0       | out |    1|  ap_memory |    result_1_V   |     array    |
|result_1_V_d0        | out |   18|  ap_memory |    result_1_V   |     array    |
|result_2_V_address0  | out |    6|  ap_memory |    result_2_V   |     array    |
|result_2_V_ce0       | out |    1|  ap_memory |    result_2_V   |     array    |
|result_2_V_we0       | out |    1|  ap_memory |    result_2_V   |     array    |
|result_2_V_d0        | out |   18|  ap_memory |    result_2_V   |     array    |
|result_3_V_address0  | out |    6|  ap_memory |    result_3_V   |     array    |
|result_3_V_ce0       | out |    1|  ap_memory |    result_3_V   |     array    |
|result_3_V_we0       | out |    1|  ap_memory |    result_3_V   |     array    |
|result_3_V_d0        | out |   18|  ap_memory |    result_3_V   |     array    |
|result_4_V_address0  | out |    6|  ap_memory |    result_4_V   |     array    |
|result_4_V_ce0       | out |    1|  ap_memory |    result_4_V   |     array    |
|result_4_V_we0       | out |    1|  ap_memory |    result_4_V   |     array    |
|result_4_V_d0        | out |   18|  ap_memory |    result_4_V   |     array    |
|result_5_V_address0  | out |    6|  ap_memory |    result_5_V   |     array    |
|result_5_V_ce0       | out |    1|  ap_memory |    result_5_V   |     array    |
|result_5_V_we0       | out |    1|  ap_memory |    result_5_V   |     array    |
|result_5_V_d0        | out |   18|  ap_memory |    result_5_V   |     array    |
|result_6_V_address0  | out |    6|  ap_memory |    result_6_V   |     array    |
|result_6_V_ce0       | out |    1|  ap_memory |    result_6_V   |     array    |
|result_6_V_we0       | out |    1|  ap_memory |    result_6_V   |     array    |
|result_6_V_d0        | out |   18|  ap_memory |    result_6_V   |     array    |
|result_7_V_address0  | out |    6|  ap_memory |    result_7_V   |     array    |
|result_7_V_ce0       | out |    1|  ap_memory |    result_7_V   |     array    |
|result_7_V_we0       | out |    1|  ap_memory |    result_7_V   |     array    |
|result_7_V_d0        | out |   18|  ap_memory |    result_7_V   |     array    |
+---------------------+-----+-----+------------+-----------------+--------------+

