Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Dec 19 15:22:54 2023
| Host         : DESKTOP-0JSC4GJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file NN_bd_wrapper_timing_summary_routed.rpt -pb NN_bd_wrapper_timing_summary_routed.pb -rpx NN_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : NN_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          
TIMING-20  Warning   Non-clocked latch              81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (331)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (331)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.307        0.000                      0                15780        0.024        0.000                      0                15780       10.970        0.000                       0                  7637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 11.950}     23.900          41.841          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.307        0.000                      0                15780        0.024        0.000                      0                15780       10.970        0.000                       0                  7637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 NN_bd_i/FC_0/inst/q30__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q3_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 9.113ns (78.937%)  route 2.432ns (21.063%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 16.423 - 11.950 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.742     5.072    NN_bd_i/FC_0/inst/clk
    DSP48_X2Y8           DSP48E1                                      r  NN_bd_i/FC_0/inst/q30__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.278 r  NN_bd_i/FC_0/inst/q30__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.280    NN_bd_i/FC_0/inst/q30__3_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.993 r  NN_bd_i/FC_0/inst/q30__4/PCOUT[47]
                         net (fo=1, routed)           0.056    11.049    NN_bd_i/FC_0/inst/q30__4_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    12.567 r  NN_bd_i/FC_0/inst/q30__5/P[39]
                         net (fo=2, routed)           1.013    13.579    NN_bd_i/FC_0/inst/q30__5_n_66
    SLICE_X35Y30         LUT3 (Prop_lut3_I0_O)        0.149    13.728 r  NN_bd_i/FC_0/inst/i___1_carry__5_i_4/O
                         net (fo=2, routed)           0.594    14.322    NN_bd_i/FC_0/inst/i___1_carry__5_i_4_n_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.332    14.654 r  NN_bd_i/FC_0/inst/i___1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    14.654    NN_bd_i/FC_0/inst/i___1_carry__5_i_8_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.186 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.186    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.520 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__6/O[1]
                         net (fo=1, routed)           0.767    16.288    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__6_n_6
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.329    16.617 r  NN_bd_i/FC_0/inst/q3[62]_i_1/O
                         net (fo=1, routed)           0.000    16.617    NN_bd_i/FC_0/inst/q3[62]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.486    16.423    NN_bd_i/FC_0/inst/clk
    SLICE_X35Y33         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.881    
                         clock uncertainty           -0.035    16.846    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.078    16.924    NN_bd_i/FC_0/inst/q3_reg[62]
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                         -16.617    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q1q2_sum_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.379ns  (logic 6.137ns (53.934%)  route 5.242ns (46.066%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 16.495 - 11.950 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.065     7.071    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[110]
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.195 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.195    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X23Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     7.412 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.412    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X23Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     7.506 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=647, routed)         0.755     8.261    NN_bd_i/FC_0/inst/ram_data_r[2]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.577 r  NN_bd_i/FC_0/inst/i___0_carry_i_10/O
                         net (fo=15, routed)          0.964     9.541    NN_bd_i/FC_0/inst/A[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  NN_bd_i/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.691    10.356    NN_bd_i/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.882 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.104 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.462    11.566    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.299    11.865 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.589    12.454    NN_bd_i/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.578 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.578    NN_bd_i/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.128 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.128    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.242 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.242    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.464 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.707    14.171    NN_bd_i/FC_0/inst/p_0_out[16]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.299    14.470 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.470    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.020 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.020    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.134    NN_bd_i/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.248    NN_bd_i/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.362    NN_bd_i/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.009    15.485    NN_bd_i/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.599    NN_bd_i/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.713 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.713    NN_bd_i/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.827 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.827    NN_bd_i/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.941    NN_bd_i/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.055    NN_bd_i/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.169 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.169    NN_bd_i/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.503 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__14/O[1]
                         net (fo=1, routed)           0.000    16.503    NN_bd_i/FC_0/inst/q1q2_sum0_carry__14_n_6
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.558    16.495    NN_bd_i/FC_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.953    
                         clock uncertainty           -0.035    16.918    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.065    16.983    NN_bd_i/FC_0/inst/q1q2_sum_reg[61]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                         -16.503    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q1q2_sum_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.358ns  (logic 6.116ns (53.849%)  route 5.242ns (46.151%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 16.495 - 11.950 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.065     7.071    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[110]
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.195 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.195    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X23Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     7.412 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.412    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X23Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     7.506 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=647, routed)         0.755     8.261    NN_bd_i/FC_0/inst/ram_data_r[2]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.577 r  NN_bd_i/FC_0/inst/i___0_carry_i_10/O
                         net (fo=15, routed)          0.964     9.541    NN_bd_i/FC_0/inst/A[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  NN_bd_i/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.691    10.356    NN_bd_i/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.882 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.104 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.462    11.566    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.299    11.865 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.589    12.454    NN_bd_i/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.578 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.578    NN_bd_i/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.128 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.128    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.242 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.242    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.464 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.707    14.171    NN_bd_i/FC_0/inst/p_0_out[16]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.299    14.470 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.470    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.020 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.020    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.134    NN_bd_i/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.248    NN_bd_i/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.362    NN_bd_i/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.009    15.485    NN_bd_i/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.599    NN_bd_i/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.713 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.713    NN_bd_i/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.827 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.827    NN_bd_i/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.941    NN_bd_i/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.055    NN_bd_i/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.169 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.169    NN_bd_i/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.482 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__14/O[3]
                         net (fo=1, routed)           0.000    16.482    NN_bd_i/FC_0/inst/q1q2_sum0_carry__14_n_4
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.558    16.495    NN_bd_i/FC_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.953    
                         clock uncertainty           -0.035    16.918    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.065    16.983    NN_bd_i/FC_0/inst/q1q2_sum_reg[63]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                         -16.482    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 NN_bd_i/FC_0/inst/q30__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q3_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 9.095ns (79.932%)  route 2.283ns (20.068%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 16.423 - 11.950 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.742     5.072    NN_bd_i/FC_0/inst/clk
    DSP48_X2Y11          DSP48E1                                      r  NN_bd_i/FC_0/inst/q30__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.278 r  NN_bd_i/FC_0/inst/q30__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.280    NN_bd_i/FC_0/inst/q30__0_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.993 r  NN_bd_i/FC_0/inst/q30__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.995    NN_bd_i/FC_0/inst/q30__1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.513 r  NN_bd_i/FC_0/inst/q30__2/P[1]
                         net (fo=3, routed)           0.922    13.435    NN_bd_i/FC_0/inst/q30__2_n_104
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.149    13.584 r  NN_bd_i/FC_0/inst/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.594    14.178    NN_bd_i/FC_0/inst/i___1_carry__4_i_4_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.332    14.510 r  NN_bd_i/FC_0/inst/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.510    NN_bd_i/FC_0/inst/i___1_carry__4_i_8_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.042 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.355 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5/O[3]
                         net (fo=1, routed)           0.764    16.118    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5_n_4
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.332    16.450 r  NN_bd_i/FC_0/inst/q3[60]_i_1/O
                         net (fo=1, routed)           0.000    16.450    NN_bd_i/FC_0/inst/q3[60]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.486    16.423    NN_bd_i/FC_0/inst/clk
    SLICE_X35Y33         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.491    16.914    
                         clock uncertainty           -0.035    16.879    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.078    16.957    NN_bd_i/FC_0/inst/q3_reg[60]
  -------------------------------------------------------------------
                         required time                         16.957    
                         arrival time                         -16.450    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q1q2_sum_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.284ns  (logic 6.042ns (53.547%)  route 5.242ns (46.453%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 16.495 - 11.950 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.065     7.071    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[110]
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.195 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.195    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X23Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     7.412 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.412    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X23Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     7.506 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=647, routed)         0.755     8.261    NN_bd_i/FC_0/inst/ram_data_r[2]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.577 r  NN_bd_i/FC_0/inst/i___0_carry_i_10/O
                         net (fo=15, routed)          0.964     9.541    NN_bd_i/FC_0/inst/A[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  NN_bd_i/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.691    10.356    NN_bd_i/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.882 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.104 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.462    11.566    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.299    11.865 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.589    12.454    NN_bd_i/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.578 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.578    NN_bd_i/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.128 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.128    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.242 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.242    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.464 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.707    14.171    NN_bd_i/FC_0/inst/p_0_out[16]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.299    14.470 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.470    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.020 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.020    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.134    NN_bd_i/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.248    NN_bd_i/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.362    NN_bd_i/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.009    15.485    NN_bd_i/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.599    NN_bd_i/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.713 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.713    NN_bd_i/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.827 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.827    NN_bd_i/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.941    NN_bd_i/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.055    NN_bd_i/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.169 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.169    NN_bd_i/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.408 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__14/O[2]
                         net (fo=1, routed)           0.000    16.408    NN_bd_i/FC_0/inst/q1q2_sum0_carry__14_n_5
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.558    16.495    NN_bd_i/FC_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.953    
                         clock uncertainty           -0.035    16.918    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.065    16.983    NN_bd_i/FC_0/inst/q1q2_sum_reg[62]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q1q2_sum_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 6.026ns (53.481%)  route 5.242ns (46.519%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 16.495 - 11.950 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.065     7.071    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[110]
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.195 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.195    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X23Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     7.412 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.412    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X23Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     7.506 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=647, routed)         0.755     8.261    NN_bd_i/FC_0/inst/ram_data_r[2]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.577 r  NN_bd_i/FC_0/inst/i___0_carry_i_10/O
                         net (fo=15, routed)          0.964     9.541    NN_bd_i/FC_0/inst/A[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  NN_bd_i/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.691    10.356    NN_bd_i/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.882 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.104 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.462    11.566    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.299    11.865 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.589    12.454    NN_bd_i/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.578 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.578    NN_bd_i/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.128 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.128    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.242 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.242    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.464 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.707    14.171    NN_bd_i/FC_0/inst/p_0_out[16]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.299    14.470 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.470    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.020 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.020    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.134    NN_bd_i/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.248    NN_bd_i/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.362    NN_bd_i/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.009    15.485    NN_bd_i/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.599    NN_bd_i/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.713 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.713    NN_bd_i/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.827 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.827    NN_bd_i/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.941    NN_bd_i/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.055    NN_bd_i/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.169 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.169    NN_bd_i/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.392 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__14/O[0]
                         net (fo=1, routed)           0.000    16.392    NN_bd_i/FC_0/inst/q1q2_sum0_carry__14_n_7
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.558    16.495    NN_bd_i/FC_0/inst/clk
    SLICE_X31Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.953    
                         clock uncertainty           -0.035    16.918    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.065    16.983    NN_bd_i/FC_0/inst/q1q2_sum_reg[60]
  -------------------------------------------------------------------
                         required time                         16.983    
                         arrival time                         -16.392    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q1q2_sum_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 6.023ns (53.468%)  route 5.242ns (46.532%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 16.494 - 11.950 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.065     7.071    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[110]
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.195 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.195    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X23Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     7.412 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.412    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X23Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     7.506 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=647, routed)         0.755     8.261    NN_bd_i/FC_0/inst/ram_data_r[2]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.577 r  NN_bd_i/FC_0/inst/i___0_carry_i_10/O
                         net (fo=15, routed)          0.964     9.541    NN_bd_i/FC_0/inst/A[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  NN_bd_i/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.691    10.356    NN_bd_i/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.882 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.104 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.462    11.566    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.299    11.865 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.589    12.454    NN_bd_i/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.578 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.578    NN_bd_i/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.128 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.128    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.242 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.242    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.464 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.707    14.171    NN_bd_i/FC_0/inst/p_0_out[16]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.299    14.470 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.470    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.020 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.020    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.134    NN_bd_i/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.248    NN_bd_i/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.362    NN_bd_i/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.009    15.485    NN_bd_i/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.599    NN_bd_i/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.713 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.713    NN_bd_i/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.827 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.827    NN_bd_i/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.941    NN_bd_i/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.055    NN_bd_i/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.389 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__13/O[1]
                         net (fo=1, routed)           0.000    16.389    NN_bd_i/FC_0/inst/q1q2_sum0_carry__13_n_6
    SLICE_X31Y30         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.557    16.494    NN_bd_i/FC_0/inst/clk
    SLICE_X31Y30         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.952    
                         clock uncertainty           -0.035    16.917    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.065    16.982    NN_bd_i/FC_0/inst/q1q2_sum_reg[57]
  -------------------------------------------------------------------
                         required time                         16.982    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q1q2_sum_reg[59]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 6.002ns (53.381%)  route 5.242ns (46.619%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 16.494 - 11.950 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.065     7.071    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[110]
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.195 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.195    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X23Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     7.412 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.412    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X23Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     7.506 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=647, routed)         0.755     8.261    NN_bd_i/FC_0/inst/ram_data_r[2]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.316     8.577 r  NN_bd_i/FC_0/inst/i___0_carry_i_10/O
                         net (fo=15, routed)          0.964     9.541    NN_bd_i/FC_0/inst/A[2]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  NN_bd_i/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.691    10.356    NN_bd_i/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.882 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.104 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.462    11.566    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X26Y15         LUT3 (Prop_lut3_I0_O)        0.299    11.865 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.589    12.454    NN_bd_i/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.578 r  NN_bd_i/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.578    NN_bd_i/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.128 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.128    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.242 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.242    NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.464 r  NN_bd_i/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.707    14.171    NN_bd_i/FC_0/inst/p_0_out[16]
    SLICE_X31Y20         LUT2 (Prop_lut2_I0_O)        0.299    14.470 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    14.470    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.020 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.020    NN_bd_i/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.134    NN_bd_i/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.248    NN_bd_i/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.362    NN_bd_i/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.009    15.485    NN_bd_i/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.599 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.599    NN_bd_i/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.713 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.713    NN_bd_i/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.827 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.827    NN_bd_i/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.941 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.941    NN_bd_i/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.055 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.055    NN_bd_i/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.368 r  NN_bd_i/FC_0/inst/q1q2_sum0_carry__13/O[3]
                         net (fo=1, routed)           0.000    16.368    NN_bd_i/FC_0/inst/q1q2_sum0_carry__13_n_4
    SLICE_X31Y30         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.557    16.494    NN_bd_i/FC_0/inst/clk
    SLICE_X31Y30         FDRE                                         r  NN_bd_i/FC_0/inst/q1q2_sum_reg[59]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.952    
                         clock uncertainty           -0.035    16.917    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.065    16.982    NN_bd_i/FC_0/inst/q1q2_sum_reg[59]
  -------------------------------------------------------------------
                         required time                         16.982    
                         arrival time                         -16.368    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 NN_bd_i/FC_0/inst/q30__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q3_reg[58]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 9.113ns (81.028%)  route 2.134ns (18.972%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 16.419 - 11.950 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.742     5.072    NN_bd_i/FC_0/inst/clk
    DSP48_X2Y11          DSP48E1                                      r  NN_bd_i/FC_0/inst/q30__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.278 r  NN_bd_i/FC_0/inst/q30__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.280    NN_bd_i/FC_0/inst/q30__0_n_106
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.993 r  NN_bd_i/FC_0/inst/q30__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.995    NN_bd_i/FC_0/inst/q30__1_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.513 r  NN_bd_i/FC_0/inst/q30__2/P[1]
                         net (fo=3, routed)           0.922    13.435    NN_bd_i/FC_0/inst/q30__2_n_104
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.149    13.584 r  NN_bd_i/FC_0/inst/i___1_carry__4_i_4/O
                         net (fo=2, routed)           0.594    14.178    NN_bd_i/FC_0/inst/i___1_carry__4_i_4_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.332    14.510 r  NN_bd_i/FC_0/inst/i___1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    14.510    NN_bd_i/FC_0/inst/i___1_carry__4_i_8_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.042 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.042    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.376 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5/O[1]
                         net (fo=1, routed)           0.614    15.990    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5_n_6
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.329    16.319 r  NN_bd_i/FC_0/inst/q3[58]_i_1/O
                         net (fo=1, routed)           0.000    16.319    NN_bd_i/FC_0/inst/q3[58]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.482    16.419    NN_bd_i/FC_0/inst/clk
    SLICE_X36Y31         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[58]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.877    
                         clock uncertainty           -0.035    16.842    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.123    16.965    NN_bd_i/FC_0/inst/q3_reg[58]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.319    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 NN_bd_i/FC_0/inst/q30__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/FC_0/inst/q3_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.950ns  (sys_clk fall@11.950ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.200ns  (logic 8.987ns (80.242%)  route 2.213ns (19.758%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 16.423 - 11.950 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.742     5.072    NN_bd_i/FC_0/inst/clk
    DSP48_X2Y8           DSP48E1                                      r  NN_bd_i/FC_0/inst/q30__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.278 r  NN_bd_i/FC_0/inst/q30__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.280    NN_bd_i/FC_0/inst/q30__3_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.993 r  NN_bd_i/FC_0/inst/q30__4/PCOUT[47]
                         net (fo=1, routed)           0.056    11.049    NN_bd_i/FC_0/inst/q30__4_n_106
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    12.567 r  NN_bd_i/FC_0/inst/q30__5/P[39]
                         net (fo=2, routed)           1.013    13.579    NN_bd_i/FC_0/inst/q30__5_n_66
    SLICE_X35Y30         LUT3 (Prop_lut3_I0_O)        0.149    13.728 r  NN_bd_i/FC_0/inst/i___1_carry__5_i_4/O
                         net (fo=2, routed)           0.594    14.322    NN_bd_i/FC_0/inst/i___1_carry__5_i_4_n_0
    SLICE_X35Y31         LUT4 (Prop_lut4_I3_O)        0.332    14.654 r  NN_bd_i/FC_0/inst/i___1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    14.654    NN_bd_i/FC_0/inst/i___1_carry__5_i_8_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.186 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.186    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__5_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.425 r  NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__6/O[2]
                         net (fo=1, routed)           0.548    15.974    NN_bd_i/FC_0/inst/q30_inferred__2/i___1_carry__6_n_5
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.298    16.272 r  NN_bd_i/FC_0/inst/q3[63]_i_2/O
                         net (fo=1, routed)           0.000    16.272    NN_bd_i/FC_0/inst/q3[63]_i_2_n_0
    SLICE_X35Y33         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924    12.874 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.486    16.423    NN_bd_i/FC_0/inst/clk
    SLICE_X35Y33         FDRE                                         r  NN_bd_i/FC_0/inst/q3_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.458    16.881    
                         clock uncertainty           -0.035    16.846    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.078    16.924    NN_bd_i/FC_0/inst/q3_reg[63]
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c7_reg[48][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.966%)  route 0.194ns (51.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.544     1.519    NN_bd_i/ConV1_0/inst/clk
    SLICE_X51Y26         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[48][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[48][4]/Q
                         net (fo=2, routed)           0.194     1.854    NN_bd_i/ConV1_0/inst/ifmap_c7_reg_n_0_[48][4]
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.899 r  NN_bd_i/ConV1_0/inst/ifmap_c7[47][4]_i_1/O
                         net (fo=1, routed)           0.000     1.899    NN_bd_i/ConV1_0/inst/ifmap_c7[47][4]_i_1_n_0
    SLICE_X49Y26         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.812     2.036    NN_bd_i/ConV1_0/inst/clk
    SLICE_X49Y26         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][4]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.092     1.874    NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][4]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c5_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.522%)  route 0.205ns (52.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.584     1.559    NN_bd_i/ConV1_0/inst/clk
    SLICE_X60Y48         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[4][2]/Q
                         net (fo=1, routed)           0.205     1.905    NN_bd_i/ConV1_0/inst/ifmap_c5_reg_n_0_[4][2]
    SLICE_X59Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.950 r  NN_bd_i/ConV1_0/inst/ifmap_c5[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    NN_bd_i/ConV1_0/inst/ifmap_c5[3][2]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.850     2.074    NN_bd_i/ConV1_0/inst/clk
    SLICE_X59Y51         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][2]/C
                         clock pessimism             -0.249     1.825    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.092     1.917    NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c11_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c11_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.260%)  route 0.216ns (53.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.557     1.532    NN_bd_i/ConV1_0/inst/clk
    SLICE_X53Y48         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c11_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  NN_bd_i/ConV1_0/inst/ifmap_c11_reg[3][2]/Q
                         net (fo=1, routed)           0.216     1.889    NN_bd_i/ConV1_0/inst/ifmap_c11_reg[3]_6[2]
    SLICE_X44Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.934 r  NN_bd_i/ConV1_0/inst/ifmap_c11[2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    NN_bd_i/ConV1_0/inst/A[2]
    SLICE_X44Y48         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c11_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.828     2.052    NN_bd_i/ConV1_0/inst/clk
    SLICE_X44Y48         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c11_reg[2][2]/C
                         clock pessimism             -0.254     1.798    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.091     1.889    NN_bd_i/ConV1_0/inst/ifmap_c11_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c1_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c1_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.022%)  route 0.200ns (46.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.584     1.559    NN_bd_i/ConV1_0/inst/clk
    SLICE_X65Y49         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c1_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.128     1.687 r  NN_bd_i/ConV1_0/inst/ifmap_c1_reg[6][3]/Q
                         net (fo=1, routed)           0.200     1.887    NN_bd_i/ConV1_0/inst/ifmap_c1_reg_n_0_[6][3]
    SLICE_X65Y50         LUT3 (Prop_lut3_I2_O)        0.098     1.985 r  NN_bd_i/ConV1_0/inst/ifmap_c1[5][3]_i_1/O
                         net (fo=1, routed)           0.000     1.985    NN_bd_i/ConV1_0/inst/ifmap_c1[5][3]_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c1_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.851     2.075    NN_bd_i/ConV1_0/inst/clk
    SLICE_X65Y50         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c1_reg[5][3]/C
                         clock pessimism             -0.249     1.826    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.107     1.933    NN_bd_i/ConV1_0/inst/ifmap_c1_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c10_reg[16][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c10_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.230ns (53.344%)  route 0.201ns (46.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.588     1.563    NN_bd_i/ConV1_0/inst/clk
    SLICE_X83Y49         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.128     1.691 r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[16][1]/Q
                         net (fo=1, routed)           0.201     1.892    NN_bd_i/ConV1_0/inst/ifmap_c10_reg_n_0_[16][1]
    SLICE_X83Y52         LUT3 (Prop_lut3_I2_O)        0.102     1.994 r  NN_bd_i/ConV1_0/inst/ifmap_c10[15][1]_i_1/O
                         net (fo=1, routed)           0.000     1.994    NN_bd_i/ConV1_0/inst/ifmap_c10[15][1]_i_1_n_0
    SLICE_X83Y52         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.855     2.079    NN_bd_i/ConV1_0/inst/clk
    SLICE_X83Y52         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[15][1]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X83Y52         FDRE (Hold_fdre_C_D)         0.107     1.937    NN_bd_i/ConV1_0/inst/ifmap_c10_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c10_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c10_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.181%)  route 0.229ns (49.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.580     1.555    NN_bd_i/ConV1_0/inst/clk
    SLICE_X57Y51         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.128     1.683 r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[1][3]/Q
                         net (fo=2, routed)           0.229     1.913    NN_bd_i/ConV1_0/inst/ifmap_c10_reg_n_0_[1][3]
    SLICE_X54Y49         LUT3 (Prop_lut3_I2_O)        0.103     2.016 r  NN_bd_i/ConV1_0/inst/ifmap_c10[0][3]_i_1/O
                         net (fo=1, routed)           0.000     2.016    NN_bd_i/ConV1_0/inst/ifmap_c10[0][3]_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.849     2.073    NN_bd_i/ConV1_0/inst/clk
    SLICE_X54Y49         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c10_reg[0][3]/C
                         clock pessimism             -0.249     1.824    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.131     1.955    NN_bd_i/ConV1_0/inst/ifmap_c10_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c7_reg[48][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.231ns (53.583%)  route 0.200ns (46.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.544     1.519    NN_bd_i/ConV1_0/inst/clk
    SLICE_X51Y26         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[48][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.128     1.647 r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[48][3]/Q
                         net (fo=2, routed)           0.200     1.847    NN_bd_i/ConV1_0/inst/ifmap_c7_reg_n_0_[48][3]
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.103     1.950 r  NN_bd_i/ConV1_0/inst/ifmap_c7[47][3]_i_1/O
                         net (fo=1, routed)           0.000     1.950    NN_bd_i/ConV1_0/inst/ifmap_c7[47][3]_i_1_n_0
    SLICE_X49Y26         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.812     2.036    NN_bd_i/ConV1_0/inst/clk
    SLICE_X49Y26         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][3]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.107     1.889    NN_bd_i/ConV1_0/inst/ifmap_c7_reg[47][3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 NN_bd_i/MP1_0/inst/FIFO_reg[1][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/D
                            (falling edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk fall@11.950ns - sys_clk fall@11.950ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.850%)  route 0.141ns (49.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 14.030 - 11.950 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 13.512 - 11.950 ) 
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286    12.236 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    12.899    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.925 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.587    13.512    NN_bd_i/MP1_0/inst/clk
    SLICE_X28Y9          FDRE                                         r  NN_bd_i/MP1_0/inst/FIFO_reg[1][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.146    13.658 r  NN_bd_i/MP1_0/inst/FIFO_reg[1][1]/Q
                         net (fo=6, routed)           0.141    13.799    NN_bd_i/MP1_0/inst/FIFO_reg[1][1]
    SLICE_X26Y8          SRLC32E                                      r  NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476    12.426 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719    13.145    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    13.174 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.856    14.030    NN_bd_i/MP1_0/inst/FIFO_reg[47][7]_inst_FIFO_reg_r_44_0
    SLICE_X26Y8          SRLC32E                                      r  NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/CLK  (IS_INVERTED)
                         clock pessimism             -0.482    13.548    
    SLICE_X26Y8          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.187    13.735    NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          13.799    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c2_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c2_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.022%)  route 0.200ns (46.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.584     1.559    NN_bd_i/ConV1_0/inst/clk
    SLICE_X61Y49         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c2_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.128     1.687 r  NN_bd_i/ConV1_0/inst/ifmap_c2_reg[3][4]/Q
                         net (fo=1, routed)           0.200     1.887    NN_bd_i/ConV1_0/inst/ifmap_c2_reg_n_0_[3][4]
    SLICE_X61Y50         LUT3 (Prop_lut3_I0_O)        0.098     1.985 r  NN_bd_i/ConV1_0/inst/ifmap_c2[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.985    NN_bd_i/ConV1_0/inst/ifmap_c2[2][4]_i_1_n_0
    SLICE_X61Y50         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.851     2.075    NN_bd_i/ConV1_0/inst/clk
    SLICE_X61Y50         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c2_reg[2][4]/C
                         clock pessimism             -0.249     1.826    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.091     1.917    NN_bd_i/ConV1_0/inst/ifmap_c2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 NN_bd_i/ConV1_0/inst/ifmap_c5_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.250ns (53.496%)  route 0.217ns (46.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.582     1.557    NN_bd_i/ConV1_0/inst/clk
    SLICE_X58Y48         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.148     1.705 r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[4][7]/Q
                         net (fo=1, routed)           0.217     1.922    NN_bd_i/ConV1_0/inst/ifmap_c5_reg_n_0_[4][7]
    SLICE_X58Y50         LUT3 (Prop_lut3_I2_O)        0.102     2.024 r  NN_bd_i/ConV1_0/inst/ifmap_c5[3][7]_i_2/O
                         net (fo=1, routed)           0.000     2.024    NN_bd_i/ConV1_0/inst/ifmap_c5[3][7]_i_2_n_0
    SLICE_X58Y50         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.850     2.074    NN_bd_i/ConV1_0/inst/clk
    SLICE_X58Y50         FDRE                                         r  NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][7]/C
                         clock pessimism             -0.249     1.825    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.131     1.956    NN_bd_i/ConV1_0/inst/ifmap_c5_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 11.950 }
Period(ns):         23.900
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         23.900      20.956     RAMB18_X3Y0  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         23.900      21.324     RAMB18_X3Y0  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.900      21.324     RAMB36_X1Y2  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.900      21.324     RAMB36_X1Y2  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.900      21.324     RAMB36_X1Y5  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.900      21.324     RAMB36_X1Y5  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.900      21.324     RAMB36_X2Y2  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.900      21.324     RAMB36_X2Y2  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.900      21.324     RAMB36_X1Y0  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.900      21.324     RAMB36_X1Y0  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y7  NN_bd_i/MP1_0/inst/FIFO_reg[33][2]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y7  NN_bd_i/MP1_0/inst/FIFO_reg[33][2]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][3]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][3]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y6  NN_bd_i/MP1_0/inst/FIFO_reg[33][4]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y6  NN_bd_i/MP1_0/inst/FIFO_reg[33][4]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][5]_srl32___inst_FIFO_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][5]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][1]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y7  NN_bd_i/MP1_0/inst/FIFO_reg[33][2]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y7  NN_bd_i/MP1_0/inst/FIFO_reg[33][2]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][3]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X30Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][3]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y6  NN_bd_i/MP1_0/inst/FIFO_reg[33][4]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y6  NN_bd_i/MP1_0/inst/FIFO_reg[33][4]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][5]_srl32___inst_FIFO_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         11.950      10.970     SLICE_X26Y8  NN_bd_i/MP1_0/inst/FIFO_reg[33][5]_srl32___inst_FIFO_reg_r_30/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_addr_rtb[2]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 1.240ns (21.786%)  route 4.451ns (78.214%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  ram_addr_rtb[2] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[2]
    V11                  IBUF (Prop_ibuf_I_O)         0.992     0.992 r  ram_addr_rtb_IBUF[2]_inst/O
                         net (fo=1, routed)           2.703     3.695    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[2]
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.819 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[2]_i_2/O
                         net (fo=1, routed)           0.943     4.762    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[2]_i_2_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.886 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[2]_i_1/O
                         net (fo=1, routed)           0.804     5.690    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[2]_i_1_n_0
    SLICE_X40Y9          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[0]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.561ns  (logic 1.199ns (21.550%)  route 4.363ns (78.450%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ram_addr_rtb[0] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[0]
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 r  ram_addr_rtb_IBUF[0]_inst/O
                         net (fo=1, routed)           2.921     3.871    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[0]
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.124     3.995 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[0]_i_2/O
                         net (fo=1, routed)           0.784     4.779    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[0]_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.903 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[0]_i_1/O
                         net (fo=1, routed)           0.659     5.561    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[0]_i_1_n_0
    SLICE_X40Y9          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[15]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.484ns  (logic 1.262ns (23.006%)  route 4.222ns (76.994%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  ram_addr_rtb[15] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[15]
    Y8                   IBUF (Prop_ibuf_I_O)         1.014     1.014 r  ram_addr_rtb_IBUF[15]_inst/O
                         net (fo=1, routed)           2.767     3.781    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[15]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.905 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[15]_i_3/O
                         net (fo=1, routed)           0.582     4.487    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[15]_i_3_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.611 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[15]_i_1/O
                         net (fo=1, routed)           0.873     5.484    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[15]_i_1_n_0
    SLICE_X33Y13         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[13]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.401ns  (logic 1.300ns (24.072%)  route 4.101ns (75.928%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  ram_addr_rtb[13] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[13]
    W8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  ram_addr_rtb_IBUF[13]_inst/O
                         net (fo=1, routed)           3.029     4.081    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[13]
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124     4.205 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_2/O
                         net (fo=1, routed)           0.433     4.638    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.762 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_1/O
                         net (fo=1, routed)           0.639     5.401    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_1_n_0
    SLICE_X33Y13         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[5]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.401ns  (logic 1.191ns (22.049%)  route 4.210ns (77.951%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  ram_addr_rtb[5] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[5]
    U5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  ram_addr_rtb_IBUF[5]_inst/O
                         net (fo=1, routed)           2.582     3.525    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[5]
    SLICE_X42Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.649 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_2/O
                         net (fo=1, routed)           0.607     4.256    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_2_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.380 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_1/O
                         net (fo=1, routed)           1.021     5.401    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_1_n_0
    SLICE_X40Y11         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[3]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.322ns  (logic 1.281ns (24.078%)  route 4.041ns (75.922%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  ram_addr_rtb[3] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[3]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  ram_addr_rtb_IBUF[3]_inst/O
                         net (fo=1, routed)           2.735     3.768    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[3]
    SLICE_X41Y9          LUT6 (Prop_lut6_I3_O)        0.124     3.892 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[3]_i_2/O
                         net (fo=1, routed)           0.653     4.545    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[3]_i_2_n_0
    SLICE_X42Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[3]_i_1/O
                         net (fo=1, routed)           0.653     5.322    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[3]_i_1_n_0
    SLICE_X40Y11         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[8]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.216ns  (logic 1.263ns (24.212%)  route 3.953ns (75.788%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  ram_addr_rtb[8] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[8]
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  ram_addr_rtb_IBUF[8]_inst/O
                         net (fo=1, routed)           2.729     3.744    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[8]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.868 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_2/O
                         net (fo=1, routed)           0.844     4.713    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_2_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.837 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_1/O
                         net (fo=1, routed)           0.379     5.216    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_1_n_0
    SLICE_X38Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[6]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.086ns  (logic 1.248ns (24.548%)  route 3.837ns (75.452%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ram_addr_rtb[6] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[6]
    T5                   IBUF (Prop_ibuf_I_O)         1.000     1.000 r  ram_addr_rtb_IBUF[6]_inst/O
                         net (fo=1, routed)           2.202     3.203    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[6]
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.327 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_2/O
                         net (fo=1, routed)           0.820     4.147    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.271 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_1/O
                         net (fo=1, routed)           0.815     5.086    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[12]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.070ns  (logic 1.267ns (24.985%)  route 3.803ns (75.016%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  ram_addr_rtb[12] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[12]
    W10                  IBUF (Prop_ibuf_I_O)         1.019     1.019 r  ram_addr_rtb_IBUF[12]_inst/O
                         net (fo=1, routed)           3.083     4.102    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[12]
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124     4.226 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[12]_i_2/O
                         net (fo=1, routed)           0.151     4.377    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[12]_i_2_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.501 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[12]_i_1/O
                         net (fo=1, routed)           0.569     5.070    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[12]_i_1_n_0
    SLICE_X33Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[14]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.026ns  (logic 1.300ns (25.868%)  route 3.726ns (74.132%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  ram_addr_rtb[14] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[14]
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  ram_addr_rtb_IBUF[14]_inst/O
                         net (fo=1, routed)           2.558     3.610    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[14]
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124     3.734 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[14]_i_2/O
                         net (fo=1, routed)           0.444     4.178    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[14]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.302 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[14]_i_1/O
                         net (fo=1, routed)           0.724     5.026    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[14]_i_1_n_0
    SLICE_X33Y13         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_addr_rtb[10]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 0.343ns (20.840%)  route 1.303ns (79.160%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  ram_addr_rtb[10] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[10]
    U9                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  ram_addr_rtb_IBUF[10]_inst/O
                         net (fo=1, routed)           1.084     1.337    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[10]
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.382 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[10]_i_2/O
                         net (fo=1, routed)           0.219     1.601    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[10]_i_2_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.646 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.646    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[10]_i_1_n_0
    SLICE_X38Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[7]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 0.337ns (19.454%)  route 1.394ns (80.546%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  ram_addr_rtb[7] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[7]
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ram_addr_rtb_IBUF[7]_inst/O
                         net (fo=1, routed)           1.114     1.360    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[7]
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.405 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[7]_i_2/O
                         net (fo=1, routed)           0.054     1.459    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[7]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.504 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[7]_i_1/O
                         net (fo=1, routed)           0.226     1.730    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[7]_i_1_n_0
    SLICE_X38Y11         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[11]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  ram_addr_rtb[11] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[11]
    W9                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  ram_addr_rtb_IBUF[11]_inst/O
                         net (fo=1, routed)           1.196     1.426    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[11]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.471 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[11]_i_2/O
                         net (fo=1, routed)           0.219     1.690    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[11]_i_2_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.735 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.735    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[11]_i_1_n_0
    SLICE_X39Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[9]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 0.322ns (18.347%)  route 1.434ns (81.653%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  ram_addr_rtb[9] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  ram_addr_rtb_IBUF[9]_inst/O
                         net (fo=1, routed)           1.165     1.397    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[9]
    SLICE_X42Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.442 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[9]_i_2/O
                         net (fo=1, routed)           0.089     1.531    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[9]_i_2_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.576 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[9]_i_1/O
                         net (fo=1, routed)           0.181     1.757    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[9]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[4]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 0.350ns (19.553%)  route 1.441ns (80.447%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  ram_addr_rtb[4] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[4]
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ram_addr_rtb_IBUF[4]_inst/O
                         net (fo=1, routed)           1.146     1.407    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[4]
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.452 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_2/O
                         net (fo=1, routed)           0.114     1.566    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_2_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.611 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_1/O
                         net (fo=1, routed)           0.181     1.792    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_1_n_0
    SLICE_X40Y11         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[1]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 0.308ns (17.036%)  route 1.502ns (82.964%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ram_addr_rtb[1] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  ram_addr_rtb_IBUF[1]_inst/O
                         net (fo=1, routed)           1.169     1.387    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[1]
    SLICE_X41Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.432 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_2/O
                         net (fo=1, routed)           0.105     1.537    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_2_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.582 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_1/O
                         net (fo=1, routed)           0.228     1.810    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_1_n_0
    SLICE_X40Y9          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_en_rtb
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 0.349ns (18.810%)  route 1.505ns (81.190%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  ram_en_rtb (IN)
                         net (fo=0)                   0.000     0.000    ram_en_rtb
    Y9                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ram_en_rtb_IBUF_inst/O
                         net (fo=1, routed)           1.165     1.424    NN_bd_i/MUX_mem_out_0/inst/ram_en_rtb
    SLICE_X38Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.469 r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg_i_2/O
                         net (fo=1, routed)           0.091     1.560    NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg_i_2_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.045     1.605 r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg_i_1/O
                         net (fo=1, routed)           0.249     1.854    NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg_i_1_n_0
    SLICE_X38Y10         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[8]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 0.333ns (17.453%)  route 1.576ns (82.547%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  ram_addr_rtb[8] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[8]
    W11                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ram_addr_rtb_IBUF[8]_inst/O
                         net (fo=1, routed)           1.178     1.422    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[8]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.467 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_2/O
                         net (fo=1, routed)           0.281     1.748    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_2_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_1/O
                         net (fo=1, routed)           0.116     1.909    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]_i_1_n_0
    SLICE_X38Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[6]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 0.319ns (16.566%)  route 1.606ns (83.434%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ram_addr_rtb[6] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[6]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ram_addr_rtb_IBUF[6]_inst/O
                         net (fo=1, routed)           1.038     1.267    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[6]
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_2/O
                         net (fo=1, routed)           0.284     1.596    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.641 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_1/O
                         net (fo=1, routed)           0.284     1.925    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_addr_rtb[5]
                            (input port)
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 0.262ns (13.520%)  route 1.675ns (86.480%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  ram_addr_rtb[5] (IN)
                         net (fo=0)                   0.000     0.000    ram_addr_rtb[5]
    U5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  ram_addr_rtb_IBUF[5]_inst/O
                         net (fo=1, routed)           1.146     1.318    NN_bd_i/MUX_mem_out_0/inst/ram_addr_rtb[5]
    SLICE_X42Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.363 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_2/O
                         net (fo=1, routed)           0.178     1.541    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_2_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.586 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_1/O
                         net (fo=1, routed)           0.351     1.937    NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]_i_1_n_0
    SLICE_X40Y11         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            ram_data_rtb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.817ns  (logic 4.118ns (21.884%)  route 14.699ns (78.117%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.136     7.142    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[111]
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.266 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.266    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X24Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.483 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.483    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X24Y14         MUXF8 (Prop_muxf8_I1_O)      0.094     7.577 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=642, routed)        13.563    21.140    ram_data_rtb_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.801    23.941 r  ram_data_rtb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.941    ram_data_rtb[3]
    P18                                                               r  ram_data_rtb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/FC_0/inst/end_FC_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            end_ConV1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 3.078ns (46.706%)  route 3.512ns (53.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.725    17.005    NN_bd_i/FC_0/inst/clk
    SLICE_X55Y5          FDRE                                         r  NN_bd_i/FC_0/inst/end_FC_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.459    17.464 r  NN_bd_i/FC_0/inst/end_FC_reg/Q
                         net (fo=4, routed)           3.512    20.976    end_ConV1_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.619    23.595 r  end_ConV1_OBUF_inst/O
                         net (fo=0)                   0.000    23.595    end_ConV1
    W6                                                                r  end_ConV1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            ram_data_rtb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.903ns  (logic 4.138ns (23.111%)  route 13.765ns (76.889%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.294     7.299    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[113]
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.423    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_6_n_0
    SLICE_X26Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     7.637 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.637    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X26Y14         MUXF8 (Prop_muxf8_I1_O)      0.088     7.725 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=642, routed)        12.472    20.197    ram_data_rtb_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.830    23.027 r  ram_data_rtb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.027    ram_data_rtb[5]
    W19                                                               r  ram_data_rtb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            ram_data_rtb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.944ns  (logic 4.160ns (24.552%)  route 12.784ns (75.448%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.229    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.793     5.124    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.006 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.001     7.007    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[115]
    SLICE_X23Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.131 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.131    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X23Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.348 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.348    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X23Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     7.442 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=638, routed)        11.783    19.225    ram_data_rtb_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         2.843    22.068 r  ram_data_rtb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    22.068    ram_data_rtb[7]
    V18                                                               r  ram_data_rtb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.543ns  (logic 2.578ns (56.744%)  route 1.965ns (43.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.768    17.049    NN_bd_i/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X3Y0          RAMB18E1                                     r  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    19.503 r  NN_bd_i/MP2_0/inst/flat_buffer_reg/DOBDO[7]
                         net (fo=1, routed)           1.775    21.278    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_MP2[7]
    SLICE_X35Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.402 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]_i_1/O
                         net (fo=1, routed)           0.190    21.592    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]_i_1_n_0
    SLICE_X34Y5          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.089ns  (logic 2.578ns (63.055%)  route 1.511ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.768    17.049    NN_bd_i/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X3Y0          RAMB18E1                                     r  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    19.503 r  NN_bd_i/MP2_0/inst/flat_buffer_reg/DOBDO[6]
                         net (fo=1, routed)           1.511    21.013    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_MP2[6]
    SLICE_X42Y7          LUT5 (Prop_lut5_I3_O)        0.124    21.137 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    21.137    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.070ns  (logic 2.578ns (63.341%)  route 1.492ns (36.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.768    17.049    NN_bd_i/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X3Y0          RAMB18E1                                     r  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    19.503 r  NN_bd_i/MP2_0/inst/flat_buffer_reg/DOBDO[5]
                         net (fo=1, routed)           1.492    20.995    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_MP2[5]
    SLICE_X42Y7          LUT5 (Prop_lut5_I3_O)        0.124    21.119 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    21.119    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.031ns  (logic 2.578ns (63.956%)  route 1.453ns (36.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.768    17.049    NN_bd_i/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X3Y0          RAMB18E1                                     r  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    19.503 r  NN_bd_i/MP2_0/inst/flat_buffer_reg/DOBDO[0]
                         net (fo=1, routed)           1.453    20.956    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_MP2[0]
    SLICE_X42Y7          LUT5 (Prop_lut5_I3_O)        0.124    21.080 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    21.080    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.760ns  (logic 2.578ns (68.566%)  route 1.182ns (31.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.768    17.049    NN_bd_i/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X3Y0          RAMB18E1                                     r  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    19.503 r  NN_bd_i/MP2_0/inst/flat_buffer_reg/DOBDO[4]
                         net (fo=1, routed)           1.182    20.685    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_MP2[4]
    SLICE_X42Y6          LUT5 (Prop_lut5_I3_O)        0.124    20.809 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    20.809    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]_i_1_n_0
    SLICE_X42Y6          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.742ns  (logic 2.578ns (68.896%)  route 1.164ns (31.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   11.950    11.950 f  
    U7                                                0.000    11.950 f  sys_clk (IN)
                         net (fo=0)                   0.000    11.950    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         1.058    13.008 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    15.179    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    15.280 f  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.768    17.049    NN_bd_i/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X3Y0          RAMB18E1                                     r  NN_bd_i/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    19.503 r  NN_bd_i/MP2_0/inst/flat_buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.164    20.667    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_MP2[2]
    SLICE_X42Y7          LUT5 (Prop_lut5_I3_O)        0.124    20.791 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.791    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.840%)  route 0.173ns (48.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=48, routed)          0.173     1.848    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.893 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.893    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.553%)  route 0.175ns (48.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=48, routed)          0.175     1.850    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.895 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.269%)  route 0.177ns (48.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=48, routed)          0.177     1.852    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.897 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.869%)  route 0.187ns (50.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=37, routed)          0.187     1.862    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.907 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[2]_i_1_n_0
    SLICE_X38Y6          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.587%)  route 0.241ns (56.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=37, routed)          0.241     1.916    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.961 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.961    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]_i_1_n_0
    SLICE_X42Y6          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.723%)  route 0.260ns (58.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=48, routed)          0.260     1.935    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.980 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]_i_1_n_0
    SLICE_X42Y7          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/rom_addr_row_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.679%)  route 0.283ns (60.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X44Y9          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=76, routed)          0.283     1.958    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X51Y10         LUT4 (Prop_lut4_I3_O)        0.045     2.003 r  NN_bd_i/MUX_mem_out_0/inst/rom_addr_row_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    NN_bd_i/MUX_mem_out_0/inst/rom_addr_row_reg[0]_i_1_n_0
    SLICE_X51Y10         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/rom_addr_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/rom_en_rw_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.594%)  route 0.284ns (60.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X44Y9          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=76, routed)          0.284     1.959    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X51Y10         LUT4 (Prop_lut4_I2_O)        0.045     2.004 r  NN_bd_i/MUX_mem_out_0/inst/rom_en_rw_reg_i_1/O
                         net (fo=1, routed)           0.000     2.004    NN_bd_i/MUX_mem_out_0/inst/rom_en_rw_reg_i_1_n_0
    SLICE_X51Y10         LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/rom_en_rw_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.221%)  route 0.301ns (61.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=37, routed)          0.301     1.976    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[1]_i_1_n_0
    SLICE_X42Y6          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Destination:            NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.186ns (35.717%)  route 0.335ns (64.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.559     1.534    NN_bd_i/MUX_mem_out_0/inst/clk
    SLICE_X41Y7          FDRE                                         r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=48, routed)          0.335     2.010    NN_bd_i/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[2]
    SLICE_X42Y6          LUT5 (Prop_lut5_I2_O)        0.045     2.055 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.055    NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[3]_i_1_n_0
    SLICE_X42Y6          LDCE                                         r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           894 Endpoints
Min Delay           894 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 0.749ns (12.742%)  route 5.129ns (87.258%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X36Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          3.541     4.166    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124     4.290 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_37_LOPT_REMAP/O
                         net (fo=1, routed)           1.588     5.878    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_27
    RAMB36_X3Y6          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.581     4.568    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.547ns  (logic 0.625ns (11.268%)  route 4.922ns (88.732%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X36Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.922     5.547    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y6          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.581     4.568    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 0.625ns (12.082%)  route 4.548ns (87.918%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
    SLICE_X42Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/Q
                         net (fo=16, routed)          4.548     5.173    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y1          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.612     4.599    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 0.625ns (12.106%)  route 4.538ns (87.894%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
    SLICE_X42Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/Q
                         net (fo=16, routed)          4.538     5.163    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.609     4.596    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.151ns  (logic 0.775ns (15.044%)  route 4.376ns (84.956%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/Q
                         net (fo=157, routed)         3.314     3.939    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X25Y14         LUT5 (Prop_lut5_I3_O)        0.150     4.089 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           1.063     5.151    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.613     4.600    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 0.749ns (14.705%)  route 4.345ns (85.295%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X36Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          3.704     4.329    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.453 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_29_LOPT_REMAP/O
                         net (fo=1, routed)           0.640     5.094    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_23
    RAMB36_X2Y4          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.512     4.499    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 0.749ns (15.403%)  route 4.114ns (84.597%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/G
    SLICE_X38Y10         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_en_ri_reg/Q
                         net (fo=157, routed)         3.314     3.939    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124     4.063 r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.800     4.863    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.532     4.519    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.811ns  (logic 0.625ns (12.990%)  route 4.186ns (87.010%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
    SLICE_X42Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/Q
                         net (fo=16, routed)          4.186     4.811    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y6          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.581     4.568    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 0.625ns (13.130%)  route 4.135ns (86.870%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
    SLICE_X42Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/Q
                         net (fo=16, routed)          4.135     4.760    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y4          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.597     4.584    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 0.625ns (13.152%)  route 4.127ns (86.848%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
    SLICE_X42Y7          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/Q
                         net (fo=16, routed)          4.127     4.752    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y3          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.896    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        1.603     4.590    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.158ns (37.654%)  route 0.262ns (62.346%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[9]/G
    SLICE_X35Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[9]/Q
                         net (fo=16, routed)          0.262     0.420    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.178ns (41.865%)  route 0.247ns (58.135%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[0]/G
    SLICE_X34Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[0]/Q
                         net (fo=16, routed)          0.247     0.425    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.158ns (35.815%)  route 0.283ns (64.185%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[5]/G
    SLICE_X35Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[5]/Q
                         net (fo=16, routed)          0.283     0.441    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.158ns (35.636%)  route 0.285ns (64.364%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[6]/G
    SLICE_X35Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[6]/Q
                         net (fo=16, routed)          0.285     0.443    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.537%)  route 0.287ns (64.463%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[7]/G
    SLICE_X35Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[7]/Q
                         net (fo=16, routed)          0.287     0.445    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.158ns (35.365%)  route 0.289ns (64.635%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[4]/G
    SLICE_X35Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[4]/Q
                         net (fo=16, routed)          0.289     0.447    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.865     2.090    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.178ns (39.178%)  route 0.276ns (60.822%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]/G
    SLICE_X34Y5          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[7]/Q
                         net (fo=16, routed)          0.276     0.454    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.158ns (34.285%)  route 0.303ns (65.715%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/G
    SLICE_X40Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/Q
                         net (fo=16, routed)          0.303     0.461    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.868     2.093    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.178ns (38.450%)  route 0.285ns (61.550%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/G
    SLICE_X42Y7          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  NN_bd_i/MUX_mem_out_0/inst/ram_data_w_reg[5]/Q
                         net (fo=16, routed)          0.285     0.463    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@11.950ns period=23.900ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.158ns (33.474%)  route 0.314ns (66.526%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          LDCE                         0.000     0.000 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[8]/G
    SLICE_X35Y8          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  NN_bd_i/MUX_mem_out_0/inst/ram_addr_w_reg[8]/Q
                         net (fo=16, routed)          0.314     0.472    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U7                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=7645, routed)        0.870     2.095    NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  NN_bd_i/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





