#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul  6 12:52:23 2020
# Process ID: 116832
# Current directory: C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent128624 C:\a_max\max_xilinx\max\System_Generator\FIR\par\ip_catalog\fir.xpr
# Log file: C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/vivado.log
# Journal file: C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/a_max/max_xilinx/max/System_Generator/FIR/par/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/a_max/max_xilinx/max/System_Generator/FIR/par/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 773.543 ; gain = 182.703
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/fir_bd.bd}
Adding cell -- User_Company:SysGen:fir:1.0 - fir_1
Successfully read diagram <fir_bd> from BD file <C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/fir_bd.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 836.105 ; gain = 18.699
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fir_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/fir_fir_compiler_v7_2_i0.mif'
INFO: [SIM-utils-43] Exported 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/fir_fir_compiler_v7_2_i0.mif'
INFO: [SIM-utils-43] Exported 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/fir_gateway_in.dat'
INFO: [SIM-utils-43] Exported 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/fir_gateway_out.dat'
INFO: [SIM-utils-43] Exported 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/fir_gateway_in.dat'
INFO: [SIM-utils-43] Exported 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/fir_gateway_out.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fir_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/ipshared/83a6/hdl/synth_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srlc33e
INFO: [VRFC 10-311] analyzing module synth_reg
INFO: [VRFC 10-311] analyzing module synth_reg_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/ipshared/83a6/hdl/synth_reg_w_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_reg_w_init
INFO: [VRFC 10-311] analyzing module single_reg_w_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/ipshared/83a6/hdl/convert_type.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast
INFO: [VRFC 10-311] analyzing module shift_division_result
INFO: [VRFC 10-311] analyzing module shift_op
INFO: [VRFC 10-311] analyzing module pad_lsb
INFO: [VRFC 10-311] analyzing module zero_ext
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module extend_msb
INFO: [VRFC 10-311] analyzing module align_input
INFO: [VRFC 10-311] analyzing module round_towards_inf
INFO: [VRFC 10-311] analyzing module round_towards_even
INFO: [VRFC 10-311] analyzing module trunc
INFO: [VRFC 10-311] analyzing module saturation_arith
INFO: [VRFC 10-311] analyzing module wrap_arith
INFO: [VRFC 10-311] analyzing module convert_type
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/ipshared/83a6/hdl/xlclockdriver_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlclockdriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/ipshared/83a6/hdl/fir_entity_declarations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlfir_fir_compiler_v7_2_i0_6dfd1ea1163cbe6424968f1cfaf4339f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/bd/fir_bd/ipshared/83a6/hdl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_struct
INFO: [VRFC 10-311] analyzing module fir_default_clock_driver
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.ip_user_files/bd/fir_bd/ip/fir_bd_fir_1_0/sim/fir_bd_fir_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_bd_fir_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/ip/fir_0/fir_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_0_fir
INFO: [VRFC 10-311] analyzing module fir_0
INFO: [VRFC 10-311] analyzing module fir_0_fir_fir_compiler_v7_2_i0
INFO: [VRFC 10-311] analyzing module fir_0_fir_struct
INFO: [VRFC 10-311] analyzing module fir_0_xlfir_fir_compiler_v7_2_i0_6dfd1ea1163cbe6424968f1cfaf4339f
INFO: [VRFC 10-311] analyzing module fir_0_fir_compiler_v7_2_11
INFO: [VRFC 10-311] analyzing module fir_0_add_sub
INFO: [VRFC 10-311] analyzing module fir_0_add_sub_14
INFO: [VRFC 10-311] analyzing module fir_0_add_sub_16
INFO: [VRFC 10-311] analyzing module fir_0_add_sub_18
INFO: [VRFC 10-311] analyzing module fir_0_add_sub_20
INFO: [VRFC 10-311] analyzing module fir_0_add_sub_22
INFO: [VRFC 10-311] analyzing module fir_0_addsub_mult_add
INFO: [VRFC 10-311] analyzing module fir_0_addsub_mult_add_10
INFO: [VRFC 10-311] analyzing module fir_0_addsub_mult_add_11
INFO: [VRFC 10-311] analyzing module fir_0_addsub_mult_add_8
INFO: [VRFC 10-311] analyzing module fir_0_addsub_mult_add_9
INFO: [VRFC 10-311] analyzing module fir_0_addsub_mult_add__parameterized0
INFO: [VRFC 10-311] analyzing module fir_0_buff
INFO: [VRFC 10-311] analyzing module fir_0_buff_0
INFO: [VRFC 10-311] analyzing module fir_0_buff_1
INFO: [VRFC 10-311] analyzing module fir_0_buff_2
INFO: [VRFC 10-311] analyzing module fir_0_buff_3
INFO: [VRFC 10-311] analyzing module fir_0_buff__parameterized0
INFO: [VRFC 10-311] analyzing module fir_0_buff__parameterized0_4
INFO: [VRFC 10-311] analyzing module fir_0_buff__parameterized0_5
INFO: [VRFC 10-311] analyzing module fir_0_buff__parameterized0_6
INFO: [VRFC 10-311] analyzing module fir_0_buff__parameterized0_7
INFO: [VRFC 10-311] analyzing module fir_0_calc
INFO: [VRFC 10-311] analyzing module fir_0_calc_13
INFO: [VRFC 10-311] analyzing module fir_0_calc_15
INFO: [VRFC 10-311] analyzing module fir_0_calc_17
INFO: [VRFC 10-311] analyzing module fir_0_calc_19
INFO: [VRFC 10-311] analyzing module fir_0_calc_21
INFO: [VRFC 10-311] analyzing module fir_0_delay
INFO: [VRFC 10-311] analyzing module fir_0_delay_12
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized0
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized16
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized2
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized2_27
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized2_28
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized2_29
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized2_30
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized3
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized4
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized5
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized6
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized9
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized9_23
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized9_24
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized9_25
INFO: [VRFC 10-311] analyzing module fir_0_delay__parameterized9_26
INFO: [VRFC 10-311] analyzing module fir_0_fir_compiler_v7_2_11_viv
INFO: [VRFC 10-311] analyzing module fir_0_single_rate
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.ip_user_files/bd/fir_bd/sim/fir_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/imports/hdl/fir_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sources_1/imports/sysgen/fir_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sim_1/imports/sysgen/fir_tb_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlclk
INFO: [VRFC 10-311] analyzing module xltbsource
INFO: [VRFC 10-2458] undeclared symbol sys_clk, assumed default net type wire [C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sim_1/imports/sysgen/fir_tb_mod.v:128]
INFO: [VRFC 10-311] analyzing module xltbsink
INFO: [VRFC 10-2458] undeclared symbol sys_clk, assumed default net type wire [C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.srcs/sim_1/imports/sysgen/fir_tb_mod.v:207]
INFO: [VRFC 10-311] analyzing module fir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj fir_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.ip_user_files/bd/fir_bd/ip/fir_bd_fir_1_0/fir_fir_compiler_v7_2_i0/sim/fir_fir_compiler_v7_2_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_fir_compiler_v7_2_i0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 836.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd12b8d256c84c62992342a9b0ea3032 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L fir_compiler_v7_2_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fir_tb_behav xil_defaultlib.fir_tb xil_defaultlib.glbl -log elaborate.log --timescale 1ns/10ps 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_11.globals_pkg
Compiling package fir_compiler_v7_2_11.components
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling module xil_defaultlib.xlclk(clk_period=50)
Compiling module xil_defaultlib.xltbsource(o_width=16,o_bin_pt=1...
Compiling module xil_defaultlib.xltbsink(i_width=36,i_bin_pt=33,...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.single_reg_w_init(width=1,init_v...
Compiling module xil_defaultlib.synth_reg_w_init(width=1,init_va...
Compiling module xil_defaultlib.xlclockdriver(period=1)
Compiling module xil_defaultlib.fir_default_clock_driver
Compiling architecture synth of entity fir_compiler_v7_2_11.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_11.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture structural of entity fir_compiler_v7_2_11.add_sub [\add_sub(c_xdevicefamily="zynq",...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_11.calc [\calc(c_xdevicefamily="zynq",c_p...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2057]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2045]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2046]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2047]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2048]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2049]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_11.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_11.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11_viv [\fir_compiler_v7_2_11_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_11.fir_compiler_v7_2_11 [\fir_compiler_v7_2_11(c_xdevicef...]
Compiling architecture fir_fir_compiler_v7_2_i0_arch of entity xil_defaultlib.fir_fir_compiler_v7_2_i0 [fir_fir_compiler_v7_2_i0_default]
Compiling module xil_defaultlib.xlfir_fir_compiler_v7_2_i0_6dfd1...
Compiling module xil_defaultlib.fir_struct
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.fir_bd_fir_1_0
Compiling module xil_defaultlib.fir_bd
Compiling module xil_defaultlib.fir_bd_wrapper
Compiling module xil_defaultlib.fir_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fir_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim/xsim.dir/fir_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul  6 13:00:48 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:06:50 . Memory (MB): peak = 836.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '410' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fir_tb_behav -key {Behavioral:sim_1:Functional:fir_tb} -tclbatch {fir_tb.tcl} -protoinst "protoinst_files/fir_bd.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/fir_bd.protoinst
Time resolution is 1 ps
source fir_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500250.00000000 ns
  
Beginning comparisons for instance fir_gateway_out.dat
  
** Simulation summary for instance fir_gateway_out.dat
   Samples Processed:       10001
             Checked:       10001
             Ignored:           0
  Test completed with no errors.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 864.254 ; gain = 2.598
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 864.254 ; gain = 28.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fir_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500250.00000000 ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:07:20 . Memory (MB): peak = 864.254 ; gain = 28.148
save_wave_config {C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/fir_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/fir_tb_behav.wcfg
set_property xsim.view C:/a_max/max_xilinx/max/System_Generator/FIR/par/ip_catalog/fir.sim/fir_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 873.215 ; gain = 1.125
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 13:02:24 2020...
