enum ADD
{
    SRAM = 0x20000000,
    PERIPHERAL = 0x40000000,

};

enum PERIPH
{
    TIM2   = PERIPHERAL + 0x0000,
    TIM3   = PERIPHERAL + 0x0400,
    TIM4   = PERIPHERAL + 0x0800,

    RTC    = PERIPHERAL + 0x2800,
    WWDG   = PERIPHERAL + 0x2C00,
    IWDG   = PERIPHERAL + 0x3000,

    SPI2   = PERIPHERAL + 0x3800,

    USART2 = PERIPHERAL + 0x4400,
    USART3 = PERIPHERAL + 0x4800,

    I2C1   = PERIPHERAL + 0x5400,
    I2C2   = PERIPHERAL + 0x5800,
    USB_REGISTERS = PERIPHERAL + 0x5C00,

    bxCAN  = PERIPHERAL + 0x6400,

    BKP    = PERIPHERAL + 0x6C00,
    PWR    = PERIPHERAL + 0x7000,

    AFIO   = PERIPHERAL + 0x00010000,
    EXTI   = PERIPHERAL + 0x00010400,
    PORT_A = PERIPHERAL + 0x00010800,
    PORT_B = PERIPHERAL + 0x00010C00,
    PORT_C = PERIPHERAL + 0x00011000,
    PORT_D = PERIPHERAL + 0x00011400,
    PORT_E = PERIPHERAL + 0x00011800,

    ADC1   = PERIPHERAL + 0x00012400,
    ADC2   = PERIPHERAL + 0x00012800,
    TIM1   = PERIPHERAL + 0x00012C00,
    SPI1   = PERIPHERAL + 0x00013000,

    USART1 = PERIPHERAL + 0x00013800,
    DMA    = PERIPHERAL + 0x00020000,
    RCC    = PERIPHERAL + 0x00021000,
    CRC    = PERIPHERAL + 0x00023000,
};
