verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/shift_7.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/compare_5.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/boolean_6.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/add_4.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/alumodule_3.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/beta_2.v"
verilog work "C:/Users/Tiffany/Documents/Academic/Term 4/Computation Structures/1D Game/BetaArchitecture/work/planAhead/BetaArchitecture/BetaArchitecture.srcs/sources_1/imports/verilog/mojo_top_0.v"
