/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ilb_regs_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 4:53p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_ilb_regs_0.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 4:53p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_ILB_REGS_0_H__
#define BCHP_ILB_REGS_0_H__

/***************************************************************************
 *ILB_REGS_0 - Inter Layer Buffer Registers 0
 ***************************************************************************/
#define BCHP_ILB_REGS_0_ILB_CONTROL              0x00a70400 /* ILB Control Register */
#define BCHP_ILB_REGS_0_ILB_STATUS               0x00a70404 /* ILB Status Register */

/***************************************************************************
 *ILB_CONTROL - ILB Control Register
 ***************************************************************************/
/* ILB_REGS_0 :: ILB_CONTROL :: reserved0 [31:05] */
#define BCHP_ILB_REGS_0_ILB_CONTROL_reserved0_MASK                 0xffffffe0
#define BCHP_ILB_REGS_0_ILB_CONTROL_reserved0_SHIFT                5

/* ILB_REGS_0 :: ILB_CONTROL :: SpixStoreUnstall [04:04] */
#define BCHP_ILB_REGS_0_ILB_CONTROL_SpixStoreUnstall_MASK          0x00000010
#define BCHP_ILB_REGS_0_ILB_CONTROL_SpixStoreUnstall_SHIFT         4
#define BCHP_ILB_REGS_0_ILB_CONTROL_SpixStoreUnstall_DEFAULT       0x00000000

/* ILB_REGS_0 :: ILB_CONTROL :: MvStoreUnstall [03:03] */
#define BCHP_ILB_REGS_0_ILB_CONTROL_MvStoreUnstall_MASK            0x00000008
#define BCHP_ILB_REGS_0_ILB_CONTROL_MvStoreUnstall_SHIFT           3
#define BCHP_ILB_REGS_0_ILB_CONTROL_MvStoreUnstall_DEFAULT         0x00000000

/* ILB_REGS_0 :: ILB_CONTROL :: SpixScaleUnstall [02:02] */
#define BCHP_ILB_REGS_0_ILB_CONTROL_SpixScaleUnstall_MASK          0x00000004
#define BCHP_ILB_REGS_0_ILB_CONTROL_SpixScaleUnstall_SHIFT         2
#define BCHP_ILB_REGS_0_ILB_CONTROL_SpixScaleUnstall_DEFAULT       0x00000000

/* ILB_REGS_0 :: ILB_CONTROL :: MvScaleUnstall [01:01] */
#define BCHP_ILB_REGS_0_ILB_CONTROL_MvScaleUnstall_MASK            0x00000002
#define BCHP_ILB_REGS_0_ILB_CONTROL_MvScaleUnstall_SHIFT           1
#define BCHP_ILB_REGS_0_ILB_CONTROL_MvScaleUnstall_DEFAULT         0x00000000

/* ILB_REGS_0 :: ILB_CONTROL :: Sof [00:00] */
#define BCHP_ILB_REGS_0_ILB_CONTROL_Sof_MASK                       0x00000001
#define BCHP_ILB_REGS_0_ILB_CONTROL_Sof_SHIFT                      0
#define BCHP_ILB_REGS_0_ILB_CONTROL_Sof_DEFAULT                    0x00000000

/***************************************************************************
 *ILB_STATUS - ILB Status Register
 ***************************************************************************/
/* ILB_REGS_0 :: ILB_STATUS :: reserved0 [31:04] */
#define BCHP_ILB_REGS_0_ILB_STATUS_reserved0_MASK                  0xfffffff0
#define BCHP_ILB_REGS_0_ILB_STATUS_reserved0_SHIFT                 4

/* ILB_REGS_0 :: ILB_STATUS :: MVscaleStall [03:03] */
#define BCHP_ILB_REGS_0_ILB_STATUS_MVscaleStall_MASK               0x00000008
#define BCHP_ILB_REGS_0_ILB_STATUS_MVscaleStall_SHIFT              3
#define BCHP_ILB_REGS_0_ILB_STATUS_MVscaleStall_DEFAULT            0x00000000

/* ILB_REGS_0 :: ILB_STATUS :: MVstoreStall [02:02] */
#define BCHP_ILB_REGS_0_ILB_STATUS_MVstoreStall_MASK               0x00000004
#define BCHP_ILB_REGS_0_ILB_STATUS_MVstoreStall_SHIFT              2
#define BCHP_ILB_REGS_0_ILB_STATUS_MVstoreStall_DEFAULT            0x00000000

/* ILB_REGS_0 :: ILB_STATUS :: SpixscaleStall [01:01] */
#define BCHP_ILB_REGS_0_ILB_STATUS_SpixscaleStall_MASK             0x00000002
#define BCHP_ILB_REGS_0_ILB_STATUS_SpixscaleStall_SHIFT            1
#define BCHP_ILB_REGS_0_ILB_STATUS_SpixscaleStall_DEFAULT          0x00000000

/* ILB_REGS_0 :: ILB_STATUS :: SpixstoreStall [00:00] */
#define BCHP_ILB_REGS_0_ILB_STATUS_SpixstoreStall_MASK             0x00000001
#define BCHP_ILB_REGS_0_ILB_STATUS_SpixstoreStall_SHIFT            0
#define BCHP_ILB_REGS_0_ILB_STATUS_SpixstoreStall_DEFAULT          0x00000000

#endif /* #ifndef BCHP_ILB_REGS_0_H__ */

/* End of File */
