#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f607da0 .scope module, "tb_to_upper" "tb_to_upper" 2 7;
 .timescale -9 -12;
v0x13f6213c0_0 .net "result_char", 7 0, L_0x13f623f10;  1 drivers
v0x13f621480_0 .var "test_char", 7 0;
L_0x13f6236b0 .part v0x13f621480_0, 0, 1;
L_0x13f6232b0 .part v0x13f621480_0, 1, 1;
L_0x13f623850 .part v0x13f621480_0, 2, 1;
L_0x13f623970 .part v0x13f621480_0, 3, 1;
L_0x13f623b10 .part v0x13f621480_0, 4, 1;
L_0x13f623c30 .part v0x13f621480_0, 5, 1;
L_0x13f623cd0 .part v0x13f621480_0, 6, 1;
L_0x13f623d70 .part v0x13f621480_0, 7, 1;
LS_0x13f623f10_0_0 .concat8 [ 1 1 1 1], L_0x13f622e70, L_0x13f622ee0, L_0x13f622cf0, L_0x13f623060;
LS_0x13f623f10_0_4 .concat8 [ 1 1 1 1], L_0x13f6230d0, L_0x13f6233f0, L_0x13f623200, L_0x13f622ff0;
L_0x13f623f10 .concat8 [ 4 4 0 0], LS_0x13f623f10_0_0, LS_0x13f623f10_0_4;
S_0x13f607200 .scope module, "dut" "to_upper" 2 13, 3 3 0, S_0x13f607da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "a4";
    .port_info 5 /INPUT 1 "a5";
    .port_info 6 /INPUT 1 "a6";
    .port_info 7 /INPUT 1 "a7";
    .port_info 8 /OUTPUT 1 "a0_out";
    .port_info 9 /OUTPUT 1 "a1_out";
    .port_info 10 /OUTPUT 1 "a2_out";
    .port_info 11 /OUTPUT 1 "a3_out";
    .port_info 12 /OUTPUT 1 "a4_out";
    .port_info 13 /OUTPUT 1 "a5_out";
    .port_info 14 /OUTPUT 1 "a6_out";
    .port_info 15 /OUTPUT 1 "a7_out";
L_0x13f604090/d .functor NOT 1, L_0x13f623b10, C4<0>, C4<0>, C4<0>;
L_0x13f604090 .delay 1 (5000,5000,5000) L_0x13f604090/d;
L_0x13f6215b0/d .functor OR 1, L_0x13f6236b0, L_0x13f6232b0, C4<0>, C4<0>;
L_0x13f6215b0 .delay 1 (10000,10000,10000) L_0x13f6215b0/d;
L_0x13f621730/d .functor OR 1, L_0x13f6215b0, L_0x13f623850, C4<0>, C4<0>;
L_0x13f621730 .delay 1 (10000,10000,10000) L_0x13f621730/d;
L_0x13f6218b0/d .functor OR 1, L_0x13f621730, L_0x13f623970, C4<0>, C4<0>;
L_0x13f6218b0 .delay 1 (10000,10000,10000) L_0x13f6218b0/d;
L_0x13f621a30/d .functor AND 1, L_0x13f604090, L_0x13f6218b0, C4<1>, C4<1>;
L_0x13f621a30 .delay 1 (10000,10000,10000) L_0x13f621a30/d;
L_0x13f621bf0/d .functor NOT 1, L_0x13f6236b0, C4<0>, C4<0>, C4<0>;
L_0x13f621bf0 .delay 1 (5000,5000,5000) L_0x13f621bf0/d;
L_0x13f621d30/d .functor NOT 1, L_0x13f6232b0, C4<0>, C4<0>, C4<0>;
L_0x13f621d30 .delay 1 (5000,5000,5000) L_0x13f621d30/d;
L_0x13f621eb0/d .functor NOT 1, L_0x13f623850, C4<0>, C4<0>, C4<0>;
L_0x13f621eb0 .delay 1 (5000,5000,5000) L_0x13f621eb0/d;
L_0x13f621ff0/d .functor NOT 1, L_0x13f623970, C4<0>, C4<0>, C4<0>;
L_0x13f621ff0 .delay 1 (5000,5000,5000) L_0x13f621ff0/d;
L_0x13f622180/d .functor OR 1, L_0x13f621d30, L_0x13f621bf0, C4<0>, C4<0>;
L_0x13f622180 .delay 1 (10000,10000,10000) L_0x13f622180/d;
L_0x13f6222b0/d .functor AND 1, L_0x13f622180, L_0x13f621eb0, C4<1>, C4<1>;
L_0x13f6222b0 .delay 1 (10000,10000,10000) L_0x13f6222b0/d;
L_0x13f622490/d .functor OR 1, L_0x13f6222b0, L_0x13f621ff0, C4<0>, C4<0>;
L_0x13f622490 .delay 1 (10000,10000,10000) L_0x13f622490/d;
L_0x13f6225f0/d .functor AND 1, L_0x13f622490, L_0x13f623b10, C4<1>, C4<1>;
L_0x13f6225f0 .delay 1 (10000,10000,10000) L_0x13f6225f0/d;
L_0x13f6227e0/d .functor NOT 1, L_0x13f623d70, C4<0>, C4<0>, C4<0>;
L_0x13f6227e0 .delay 1 (5000,5000,5000) L_0x13f6227e0/d;
L_0x13f6228b0/d .functor AND 1, L_0x13f623c30, L_0x13f623cd0, C4<1>, C4<1>;
L_0x13f6228b0 .delay 1 (10000,10000,10000) L_0x13f6228b0/d;
L_0x13f622770/d .functor AND 1, L_0x13f6227e0, L_0x13f6228b0, C4<1>, C4<1>;
L_0x13f622770 .delay 1 (10000,10000,10000) L_0x13f622770/d;
L_0x13f622b70/d .functor OR 1, L_0x13f621a30, L_0x13f6225f0, C4<0>, C4<0>;
L_0x13f622b70 .delay 1 (10000,10000,10000) L_0x13f622b70/d;
L_0x13f622d80/d .functor AND 1, L_0x13f622b70, L_0x13f622770, C4<1>, C4<1>;
L_0x13f622d80 .delay 1 (10000,10000,10000) L_0x13f622d80/d;
L_0x13f622e70 .functor BUFZ 1, L_0x13f6236b0, C4<0>, C4<0>, C4<0>;
L_0x13f622ee0 .functor BUFZ 1, L_0x13f6232b0, C4<0>, C4<0>, C4<0>;
L_0x13f622cf0 .functor BUFZ 1, L_0x13f623850, C4<0>, C4<0>, C4<0>;
L_0x13f623060 .functor BUFZ 1, L_0x13f623970, C4<0>, C4<0>, C4<0>;
L_0x13f6230d0 .functor BUFZ 1, L_0x13f623b10, C4<0>, C4<0>, C4<0>;
L_0x13f623200 .functor BUFZ 1, L_0x13f623cd0, C4<0>, C4<0>, C4<0>;
L_0x13f622ff0 .functor BUFZ 1, L_0x13f623d70, C4<0>, C4<0>, C4<0>;
L_0x13f623380/d .functor NOT 1, L_0x13f622d80, C4<0>, C4<0>, C4<0>;
L_0x13f623380 .delay 1 (5000,5000,5000) L_0x13f623380/d;
L_0x13f6233f0/d .functor AND 1, L_0x13f623c30, L_0x13f623380, C4<1>, C4<1>;
L_0x13f6233f0 .delay 1 (10000,10000,10000) L_0x13f6233f0/d;
v0x13f6064a0_0 .net "a0", 0 0, L_0x13f6236b0;  1 drivers
v0x13f61fb30_0 .net "a0_out", 0 0, L_0x13f622e70;  1 drivers
v0x13f61fbd0_0 .net "a1", 0 0, L_0x13f6232b0;  1 drivers
v0x13f61fc60_0 .net "a1_out", 0 0, L_0x13f622ee0;  1 drivers
v0x13f61fd00_0 .net "a2", 0 0, L_0x13f623850;  1 drivers
v0x13f61fde0_0 .net "a2_out", 0 0, L_0x13f622cf0;  1 drivers
v0x13f61fe80_0 .net "a3", 0 0, L_0x13f623970;  1 drivers
v0x13f61ff20_0 .net "a3_out", 0 0, L_0x13f623060;  1 drivers
v0x13f61ffc0_0 .net "a4", 0 0, L_0x13f623b10;  1 drivers
v0x13f6200d0_0 .net "a4_out", 0 0, L_0x13f6230d0;  1 drivers
v0x13f620160_0 .net "a5", 0 0, L_0x13f623c30;  1 drivers
v0x13f620200_0 .net "a5_out", 0 0, L_0x13f6233f0;  1 drivers
v0x13f6202a0_0 .net "a6", 0 0, L_0x13f623cd0;  1 drivers
v0x13f620340_0 .net "a6_out", 0 0, L_0x13f623200;  1 drivers
v0x13f6203e0_0 .net "a7", 0 0, L_0x13f623d70;  1 drivers
v0x13f620480_0 .net "a7_out", 0 0, L_0x13f622ff0;  1 drivers
v0x13f620520_0 .net "f1", 0 0, L_0x13f621a30;  1 drivers
v0x13f6206b0_0 .net "f1_or_f2", 0 0, L_0x13f622b70;  1 drivers
v0x13f620740_0 .net "f1_w_a4_not", 0 0, L_0x13f604090;  1 drivers
v0x13f6207d0_0 .net "f1_w_or_gate_1", 0 0, L_0x13f6215b0;  1 drivers
v0x13f620860_0 .net "f1_w_or_gate_2", 0 0, L_0x13f621730;  1 drivers
v0x13f620900_0 .net "f1_w_or_gate_3", 0 0, L_0x13f6218b0;  1 drivers
v0x13f6209a0_0 .net "f2", 0 0, L_0x13f6225f0;  1 drivers
v0x13f620a40_0 .net "f2_w_a0_not", 0 0, L_0x13f621bf0;  1 drivers
v0x13f620ae0_0 .net "f2_w_a1_not", 0 0, L_0x13f621d30;  1 drivers
v0x13f620b80_0 .net "f2_w_a2_not", 0 0, L_0x13f621eb0;  1 drivers
v0x13f620c20_0 .net "f2_w_a3_not", 0 0, L_0x13f621ff0;  1 drivers
v0x13f620cc0_0 .net "f2_w_and_gate_1", 0 0, L_0x13f6222b0;  1 drivers
v0x13f620d60_0 .net "f2_w_or_gate_1", 0 0, L_0x13f622180;  1 drivers
v0x13f620e00_0 .net "f2_w_or_gate_2", 0 0, L_0x13f622490;  1 drivers
v0x13f620ea0_0 .net "f3", 0 0, L_0x13f622770;  1 drivers
v0x13f620f40_0 .net "is_lowercase", 0 0, L_0x13f622d80;  1 drivers
v0x13f620fe0_0 .net "is_lowercase_not", 0 0, L_0x13f623380;  1 drivers
v0x13f6205c0_0 .net "w_a7_not", 0 0, L_0x13f6227e0;  1 drivers
v0x13f621270_0 .net "w_f3_and", 0 0, L_0x13f6228b0;  1 drivers
    .scope S_0x13f607da0;
T_0 ;
    %vpi_call 2 25 "$dumpfile", "to_upper_waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f607da0 {0 0 0};
    %vpi_call 2 29 "$display", "Starting to_upper testbench..." {0 0 0};
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 34 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 39 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 183, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 44 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 131, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 49 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 124, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 54 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 59 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 235, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 64 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 97, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 74 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 122, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 79 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 71, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 84 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 109, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 89 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 94 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 99 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 207, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 104 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 58, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 109 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 123, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 114 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 148, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 119 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x13f621480_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 124 "$display", "Input: %s (%d), Output: %s (%d)", v0x13f621480_0, v0x13f621480_0, v0x13f6213c0_0, v0x13f6213c0_0 {0 0 0};
    %vpi_call 2 126 "$display", "Test finished." {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_to_upper.v";
    "to_upper.v";
