(S (PP (IN In) (NP (DT this) (NN paper))) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT the) (NN construction)) (PP (IN of) (ADVP (RB Spatially)))) (PP (VBN Coupled) (NP (NP (NP (NML (JJ Low) (HYPH -) (NN Density)) (NN Parity) (HYPH -) (NN Check) (PRN (-LRB- -LRB-) (NP (NN SC) (HYPH -) (NN LDPC)) (-RRB- -RRB-))) (NP (NNS codes))) (VP (VBG using) (NP (DT a) (JJ periodic) (ADJP (NP (NN time) (HYPH -) (NN variant)) (JJ Quasi-Cyclic) (PRN (-LRB- -LRB-) (NP (NN QC)) (-RRB- -RRB-))) (NN algorithm)))))) (. .))
(S (NP (DT The) (NML (NNP QC) (VBN based)) (NN approach)) (VP (VBZ is) (VP (VBN optimized) (S (VP (TO to) (VP (VB obtain) (NP (NN memory) (NN efficiency)) (PP (IN in) (S (VP (VBG storing) (NP (DT the) (NN parity) (HYPH -) (NN check) (NN matrix)) (PP (IN in) (NP (DT the) (NNS decoders))))))))))) (. .))
(S (NP (DT A) (NML (NML (NML (NN hardware) (NN model)) (PP (IN of) (NP (DT the) (NN parity) (HYPH -) (NN check)))) (NN storage)) (NNS units)) (VP (VBZ has) (VP (VBN been) (VP (VBN designed) (PP (IN for) (NP (NNP Xilinx) (NNP FPGA))) (S (VP (TO to) (VP (VB compare) (NP (DT the) (NML (NN logic) (CC and) (NN memory)) (NNS requirements)) (PP (IN for) (NP (JJ various) (NNS approaches))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN shown) (SBAR (IN that) (S (NP (NP (DT the) (VBN proposed) (NML (NN QC) (NN SC)) (HYPH -) (NN LDPC)) (NP (NP (NN code)) (-LRB- -LRB-) (PP (IN with) (NP (NN optimization))) (-RRB- -RRB-))) (VP (MD can) (VP (VB be) (VP (VBN stored) (PP (PP (IN with) (NP (JJ reasonable) (NN logic) (NNS resources))) (CC and) (PP (IN without) (NP (NP (DT the) (NN need)) (PP (IN of) (NP (NN block) (NN memory)))))) (PP (IN in) (NP (DT the) (NNP FPGA)))))))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (NP (DT a) (JJ significant) (NN improvement)) (PP (IN in) (NP (DT the) (NN processing) (NN speed)))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN achieved))) (. .))
