// Seed: 1729146674
module module_0 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input tri1 id_6,
    input uwire id_7
);
  always id_2 = (id_3);
  assign id_1 = 1'b0 / id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output tri id_3,
    output tri0 id_4
);
  supply0 id_6;
  xnor primCall (id_3, id_2, id_8, id_6);
  wire id_7, id_8;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.type_2 = 0;
  supply0 id_10 = id_6, id_11, id_12;
  assign id_10 = 1;
endmodule
