// Seed: 3444597381
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  supply0 id_4, id_5 = 1;
  wire id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2
);
  assign id_4 = 1'b0;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_7;
  wand id_8;
  id_9 :
  assert property (@(posedge 1'b0) 1)
  else $display(1, id_2, 1, 1, 1);
  assign id_9 = id_8;
  wire id_10;
endmodule
