#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Sep 16 18:51:17 2020
# Process ID: 7018
# Current directory: /home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new
# Command line: vivado
# Log file: /home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/vivado.log
# Journal file: /home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/chutchatut/work/HW Syn Lab/lab5/lab5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 22
[Wed Sep 16 18:52:16 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nano_sc_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj nano_sc_system_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'alu_ops' is out of bounds [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot nano_sc_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nano_sc_system_behav -key {Behavioral:sim_1:Functional:nano_sc_system} -tclbatch {nano_sc_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source nano_sc_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - mem[7fffffe] -  xxxxxxxx

         6 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         6 - REG[ 6] <- fffffffb
        60 - mem[7ffff05] -  xxxxxxxx

        10 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

        10 - REG[ 7] <- fffffc17
       100 - mem[7ffffff] -  xxxxxxxx

        14 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        14 - REG[ 5] <- xxxxxxxx
       140 - mem[xxxxxxx] -  xxxxxxxx

        18 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        18 - REG[ 5] <- xxxxxxxx
       180 - mem[7ffffff] -  xxxxxxxx

       220 - MEM[7ffffff] <- xxxxxxxx
        22 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        26 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  00000000

        26 - REG[ 4] <- ffffffff
       260 - mem[00000fa] -  xxxxxxxx

        30 - A(REG[ 4]) -  ffffffff, B(REG[ 7]) -  fffffc17

       300 - mem[7ffffff] -  xxxxxxxx

        34 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       340 - mem[xxxxxxx] -  xxxxxxxx

       340 - mem[7ffffff] -  xxxxxxxx

        38 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        38 - REG[ 5] <- xxxxxxxx
       380 - mem[xxxxxxx] -  xxxxxxxx

        42 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        42 - REG[ 5] <- xxxxxxxx
       420 - mem[7ffffff] -  xxxxxxxx

       460 - MEM[7ffffff] <- xxxxxxxx
        46 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

       460 - mem[0000000] -  xxxxxxxx

        50 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  ffffffff

        50 - REG[ 4] <- 00000000
       500 - mem[00000fa] -  00000001

        54 - A(REG[ 4]) -  00000000, B(REG[ 7]) -  fffffc17

       540 - mem[7ffffff] -  xxxxxxxx

        58 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       580 - mem[xxxxxxx] -  xxxxxxxx

       580 - mem[7ffffff] -  xxxxxxxx

        62 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        62 - REG[ 5] <- xxxxxxxx
       620 - mem[xxxxxxx] -  xxxxxxxx

        66 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        66 - REG[ 5] <- xxxxxxxx
       660 - mem[7ffffff] -  xxxxxxxx

       700 - MEM[7ffffff] <- xxxxxxxx
        70 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        74 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  00000000

        74 - REG[ 4] <- ffffffff
       740 - mem[00000fa] -  xxxxxxxx

        78 - A(REG[ 4]) -  ffffffff, B(REG[ 7]) -  fffffc17

       780 - mem[7ffffff] -  xxxxxxxx

        82 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       820 - mem[xxxxxxx] -  xxxxxxxx

       820 - mem[7ffffff] -  xxxxxxxx

        86 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        86 - REG[ 5] <- xxxxxxxx
       860 - mem[xxxxxxx] -  xxxxxxxx

        90 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        90 - REG[ 5] <- xxxxxxxx
       900 - mem[7ffffff] -  xxxxxxxx

       940 - MEM[7ffffff] <- xxxxxxxx
        94 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

       940 - mem[0000000] -  xxxxxxxx

        98 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  ffffffff

        98 - REG[ 4] <- 00000000
       980 - mem[00000fa] -  00000001

INFO: [USF-XSim-96] XSim completed. Design snapshot 'nano_sc_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7455.621 ; gain = 252.895 ; free physical = 5289 ; free virtual = 12152
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/nano_sc_system/CPU}} 
current_wave_config {Untitled 1}
Untitled 1
log_wave {/nano_sc_system/CPU} 
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nano_sc_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj nano_sc_system_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'alu_ops' is out of bounds [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot nano_sc_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nano_sc_system_behav -key {Behavioral:sim_1:Functional:nano_sc_system} -tclbatch {nano_sc_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source nano_sc_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - mem[7fffffe] -  xxxxxxxx

         6 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         6 - REG[ 6] <- fffffffb
        60 - mem[7ffff05] -  xxxxxxxx

        10 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

        10 - REG[ 7] <- fffffc17
       100 - mem[7ffffff] -  xxxxxxxx

        14 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        14 - REG[ 5] <- xxxxxxxx
       140 - mem[xxxxxxx] -  xxxxxxxx

        18 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        18 - REG[ 5] <- xxxxxxxx
       180 - mem[7ffffff] -  xxxxxxxx

       220 - MEM[7ffffff] <- xxxxxxxx
        22 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        26 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  00000000

        26 - REG[ 4] <- ffffffff
       260 - mem[00000fa] -  xxxxxxxx

        30 - A(REG[ 4]) -  ffffffff, B(REG[ 7]) -  fffffc17

       300 - mem[7ffffff] -  xxxxxxxx

        34 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       340 - mem[xxxxxxx] -  xxxxxxxx

       340 - mem[7ffffff] -  xxxxxxxx

        38 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        38 - REG[ 5] <- xxxxxxxx
       380 - mem[xxxxxxx] -  xxxxxxxx

        42 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        42 - REG[ 5] <- xxxxxxxx
       420 - mem[7ffffff] -  xxxxxxxx

       460 - MEM[7ffffff] <- xxxxxxxx
        46 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

       460 - mem[0000000] -  xxxxxxxx

        50 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  ffffffff

        50 - REG[ 4] <- 00000000
       500 - mem[00000fa] -  00000001

        54 - A(REG[ 4]) -  00000000, B(REG[ 7]) -  fffffc17

       540 - mem[7ffffff] -  xxxxxxxx

        58 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       580 - mem[xxxxxxx] -  xxxxxxxx

       580 - mem[7ffffff] -  xxxxxxxx

        62 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        62 - REG[ 5] <- xxxxxxxx
       620 - mem[xxxxxxx] -  xxxxxxxx

        66 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        66 - REG[ 5] <- xxxxxxxx
       660 - mem[7ffffff] -  xxxxxxxx

       700 - MEM[7ffffff] <- xxxxxxxx
        70 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        74 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  00000000

        74 - REG[ 4] <- ffffffff
       740 - mem[00000fa] -  xxxxxxxx

        78 - A(REG[ 4]) -  ffffffff, B(REG[ 7]) -  fffffc17

       780 - mem[7ffffff] -  xxxxxxxx

        82 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       820 - mem[xxxxxxx] -  xxxxxxxx

       820 - mem[7ffffff] -  xxxxxxxx

        86 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        86 - REG[ 5] <- xxxxxxxx
       860 - mem[xxxxxxx] -  xxxxxxxx

        90 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        90 - REG[ 5] <- xxxxxxxx
       900 - mem[7ffffff] -  xxxxxxxx

       940 - MEM[7ffffff] <- xxxxxxxx
        94 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

       940 - mem[0000000] -  xxxxxxxx

        98 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  ffffffff

        98 - REG[ 4] <- 00000000
       980 - mem[00000fa] -  00000001

INFO: [USF-XSim-96] XSim completed. Design snapshot 'nano_sc_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: alu
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7669.598 ; gain = 0.000 ; free physical = 3108 ; free virtual = 10780
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v:9]
WARNING: [Synth 8-567] referenced signal 'Cin' should be on the sensitivity list [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v:20]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7669.598 ; gain = 0.000 ; free physical = 3151 ; free virtual = 10823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7669.598 ; gain = 0.000 ; free physical = 3145 ; free virtual = 10818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7669.598 ; gain = 0.000 ; free physical = 3145 ; free virtual = 10818
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7669.598 ; gain = 0.000 ; free physical = 3138 ; free virtual = 10811
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7695.910 ; gain = 0.000 ; free physical = 3066 ; free virtual = 10738
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7780.344 ; gain = 110.746 ; free physical = 2907 ; free virtual = 10586
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 7780.344 ; gain = 110.746 ; free physical = 2907 ; free virtual = 10586
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nano_sc_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj nano_sc_system_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'alu_ops' is out of bounds [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot nano_sc_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nano_sc_system_behav -key {Behavioral:sim_1:Functional:nano_sc_system} -tclbatch {nano_sc_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source nano_sc_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - mem[7fffffe] -  xxxxxxxx

         6 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         6 - REG[ 6] <- fffffffb
        60 - mem[7ffff05] -  xxxxxxxx

        10 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

        10 - REG[ 7] <- fffffc17
       100 - mem[7ffffff] -  xxxxxxxx

        14 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        14 - REG[ 5] <- xxxxxxxx
       140 - mem[xxxxxxx] -  xxxxxxxx

        18 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        18 - REG[ 5] <- xxxxxxxx
       180 - mem[7ffffff] -  xxxxxxxx

       220 - MEM[7ffffff] <- xxxxxxxx
        22 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        26 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  00000000

        26 - REG[ 4] <- ffffffff
       260 - mem[00000fa] -  xxxxxxxx

        30 - A(REG[ 4]) -  ffffffff, B(REG[ 7]) -  fffffc17

       300 - mem[7ffffff] -  xxxxxxxx

        34 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       340 - mem[xxxxxxx] -  xxxxxxxx

       340 - mem[7ffffff] -  xxxxxxxx

        38 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        38 - REG[ 5] <- xxxxxxxx
       380 - mem[xxxxxxx] -  xxxxxxxx

        42 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        42 - REG[ 5] <- xxxxxxxx
       420 - mem[7ffffff] -  xxxxxxxx

       460 - MEM[7ffffff] <- xxxxxxxx
        46 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

       460 - mem[0000000] -  xxxxxxxx

        50 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  ffffffff

        50 - REG[ 4] <- 00000000
       500 - mem[00000fa] -  00000001

        54 - A(REG[ 4]) -  00000000, B(REG[ 7]) -  fffffc17

       540 - mem[7ffffff] -  xxxxxxxx

        58 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       580 - mem[xxxxxxx] -  xxxxxxxx

       580 - mem[7ffffff] -  xxxxxxxx

        62 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        62 - REG[ 5] <- xxxxxxxx
       620 - mem[xxxxxxx] -  xxxxxxxx

        66 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        66 - REG[ 5] <- xxxxxxxx
       660 - mem[7ffffff] -  xxxxxxxx

       700 - MEM[7ffffff] <- xxxxxxxx
        70 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        74 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  00000000

        74 - REG[ 4] <- ffffffff
       740 - mem[00000fa] -  xxxxxxxx

        78 - A(REG[ 4]) -  ffffffff, B(REG[ 7]) -  fffffc17

       780 - mem[7ffffff] -  xxxxxxxx

        82 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       820 - mem[xxxxxxx] -  xxxxxxxx

       820 - mem[7ffffff] -  xxxxxxxx

        86 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        86 - REG[ 5] <- xxxxxxxx
       860 - mem[xxxxxxx] -  xxxxxxxx

        90 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

        90 - REG[ 5] <- xxxxxxxx
       900 - mem[7ffffff] -  xxxxxxxx

       940 - MEM[7ffffff] <- xxxxxxxx
        94 - A(REG[ 4]) -  ffffffff, B(REG[ 5]) -  xxxxxxxx

       940 - mem[0000000] -  xxxxxxxx

        98 - A(REG[ 6]) -  fffffffb, B(REG[ 4]) -  ffffffff

        98 - REG[ 4] <- 00000000
       980 - mem[00000fa] -  00000001

INFO: [USF-XSim-96] XSim completed. Design snapshot 'nano_sc_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nano_sc_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj nano_sc_system_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 2 into 'alu_ops' is out of bounds [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot nano_sc_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nano_sc_system_behav -key {Behavioral:sim_1:Functional:nano_sc_system} -tclbatch {nano_sc_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source nano_sc_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - mem[7fffffe] -  xxxxxxxx

         6 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         6 - REG[ 6] <- xxxxxxxx
        60 - mem[7ffff05] -  xxxxxxxx

        10 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

        10 - REG[ 7] <- xxxxxxxx
       100 - mem[7ffffff] -  xxxxxxxx

        14 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        14 - REG[ 5] <- ffffffff
       140 - mem[0000000] -  xxxxxxxx

        18 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  ffffffff

        18 - REG[ 5] <- 00000001
       180 - mem[7ffffff] -  00000001

       220 - MEM[7ffffff] <- 00000001
        22 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000001

        26 - A(REG[ 6]) -  xxxxxxxx, B(REG[ 4]) -  00000000

        26 - REG[ 4] <- xxxxxxxx
       260 - mem[xxxxxxx] -  xxxxxxxx

        30 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 7]) -  xxxxxxxx

       300 - mem[7ffffff] -  xxxxxxxx

        34 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

        38 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  00000001

        38 - REG[ 5] <- ffffffff
       380 - mem[0000000] -  xxxxxxxx

        42 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  ffffffff

        42 - REG[ 5] <- 00000001
       420 - mem[7ffffff] -  00000001

       460 - MEM[7ffffff] <- 00000001
        46 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  00000001

       460 - mem[xxxxxxx] -  xxxxxxxx

        50 - A(REG[ 6]) -  xxxxxxxx, B(REG[ 4]) -  xxxxxxxx

        50 - REG[ 4] <- xxxxxxxx
        54 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 7]) -  xxxxxxxx

       540 - mem[7ffffff] -  xxxxxxxx

        58 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

        62 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  00000001

        62 - REG[ 5] <- ffffffff
       620 - mem[0000000] -  xxxxxxxx

        66 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  ffffffff

        66 - REG[ 5] <- 00000001
       660 - mem[7ffffff] -  00000001

       700 - MEM[7ffffff] <- 00000001
        70 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  00000001

       700 - mem[xxxxxxx] -  xxxxxxxx

        74 - A(REG[ 6]) -  xxxxxxxx, B(REG[ 4]) -  xxxxxxxx

        74 - REG[ 4] <- xxxxxxxx
        78 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 7]) -  xxxxxxxx

       780 - mem[7ffffff] -  xxxxxxxx

        82 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

        86 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  00000001

        86 - REG[ 5] <- ffffffff
       860 - mem[0000000] -  xxxxxxxx

        90 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  ffffffff

        90 - REG[ 5] <- 00000001
       900 - mem[7ffffff] -  00000001

       940 - MEM[7ffffff] <- 00000001
        94 - A(REG[ 4]) -  xxxxxxxx, B(REG[ 5]) -  00000001

       940 - mem[xxxxxxx] -  xxxxxxxx

        98 - A(REG[ 6]) -  xxxxxxxx, B(REG[ 4]) -  xxxxxxxx

        98 - REG[ 4] <- xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nano_sc_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nano_sc_system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj nano_sc_system_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nano_sc_system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot nano_sc_system_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nano_sc_system_behav -key {Behavioral:sim_1:Functional:nano_sc_system} -tclbatch {nano_sc_system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source nano_sc_system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - mem[0000001] -  xxxxxxxx

         6 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         6 - REG[ 6] <- 00000004
        60 - mem[00000fa] -  00000002

        10 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

        10 - REG[ 7] <- 000003e8
       100 - mem[0000000] -  xxxxxxxx

        14 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        14 - REG[ 5] <- 00000001
        18 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000001

        18 - REG[ 5] <- 00000001
       220 - MEM[0000000] <- 00000001
        22 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000001

       220 - mem[0000001] -  00000001

        26 - A(REG[ 6]) -  00000004, B(REG[ 4]) -  00000000

        26 - REG[ 4] <- 00000004
       260 - mem[00000fb] -  00000002

        30 - A(REG[ 4]) -  00000004, B(REG[ 7]) -  000003e8

       300 - mem[0000000] -  xxxxxxxx

        34 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       340 - mem[0000001] -  00000001

        38 - A(REG[ 4]) -  00000004, B(REG[ 5]) -  00000001

        38 - REG[ 5] <- 00000002
        42 - A(REG[ 4]) -  00000004, B(REG[ 5]) -  00000002

        42 - REG[ 5] <- 00000006
       420 - mem[0000002] -  00000002

       420 - mem[0000001] -  00000003

       460 - MEM[0000001] <- 00000006
        46 - A(REG[ 4]) -  00000004, B(REG[ 5]) -  00000006

       460 - mem[0000002] -  00000002

        50 - A(REG[ 6]) -  00000004, B(REG[ 4]) -  00000004

        50 - REG[ 4] <- 00000008
       500 - mem[00000fc] -  00000003

        54 - A(REG[ 4]) -  00000008, B(REG[ 7]) -  000003e8

       540 - mem[0000000] -  xxxxxxxx

        58 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       580 - mem[0000003] -  00000001

       580 - mem[0000002] -  00000004

        62 - A(REG[ 4]) -  00000008, B(REG[ 5]) -  00000006

        62 - REG[ 5] <- 00000003
        66 - A(REG[ 4]) -  00000008, B(REG[ 5]) -  00000003

        66 - REG[ 5] <- 0000000b
       660 - mem[0000004] -  00000003

       660 - mem[0000002] -  00000005

       700 - MEM[0000002] <- 0000000b
        70 - A(REG[ 4]) -  00000008, B(REG[ 5]) -  0000000b

       700 - mem[0000001] -  00000003

       700 - mem[0000003] -  00000006

        74 - A(REG[ 6]) -  00000004, B(REG[ 4]) -  00000008

        74 - REG[ 4] <- 0000000c
       740 - mem[00000fd] -  00000004

        78 - A(REG[ 4]) -  0000000c, B(REG[ 7]) -  000003e8

       780 - mem[0000000] -  xxxxxxxx

        82 - A(REG[ 0]) -  00000000, B(REG[ 0]) -  00000000

       820 - mem[0000005] -  00000001

       820 - mem[0000003] -  00000006

        86 - A(REG[ 4]) -  0000000c, B(REG[ 5]) -  0000000b

        86 - REG[ 5] <- 00000004
       860 - mem[0000004] -  00000004

        90 - A(REG[ 4]) -  0000000c, B(REG[ 5]) -  00000004

        90 - REG[ 5] <- 00000010
       900 - mem[0000007] -  00000005

       900 - mem[0000003] -  00000000

       940 - MEM[0000003] <- 00000010
        94 - A(REG[ 4]) -  0000000c, B(REG[ 5]) -  00000010

       940 - mem[0000001] -  00000004

       940 - mem[0000004] -  00000006

        98 - A(REG[ 6]) -  00000004, B(REG[ 4]) -  0000000c

        98 - REG[ 4] <- 00000010
       980 - mem[00000fe] -  00000005

INFO: [USF-XSim-96] XSim completed. Design snapshot 'nano_sc_system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7984.434 ; gain = 26.004 ; free physical = 1781 ; free virtual = 8297
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 20:57:16 2020...
