<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_mb_ilmb_v10_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_ilmb_v10_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_dlmb_v10_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_dlmb_v10_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_mb_ilmb_v10_7_synth_1"/>
	</Run>
	<Run Id="design_mb_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_processing_system7_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_rst_clk_wiz_0_100M_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_rst_clk_wiz_0_100M_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_rst_clk_wiz_0_100M_1_2_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_rst_clk_wiz_0_100M_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_mb_rst_clk_wiz_0_100M_7_synth_1"/>
	</Run>
	<Run Id="design_mb_lmb_bram_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_lmb_bram_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_mdm_1_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_mdm_1_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_axi_timer_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_axi_smc_1_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_axi_smc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_axi_smc_2_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_axi_smc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_xbar_5_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_xbar_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_ilmb_bram_if_cntlr_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_ilmb_bram_if_cntlr_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_xbar_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_xbar_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_dlmb_bram_if_cntlr_7_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_dlmb_bram_if_cntlr_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_microblaze_0_0_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_mb_microblaze_0_axi_intc_5_synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/design_mb_microblaze_0_axi_intc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_mb_ilmb_v10_7_synth_1"/>
		<Parent Id="design_mb_dlmb_v10_7_synth_1"/>
		<Parent Id="design_mb_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_mb_processing_system7_0_0_synth_1"/>
		<Parent Id="design_mb_rst_clk_wiz_0_100M_7_synth_1"/>
		<Parent Id="design_mb_rst_clk_wiz_0_100M_1_2_synth_1"/>
		<Parent Id="design_mb_lmb_bram_7_synth_1"/>
		<Parent Id="design_mb_mdm_1_7_synth_1"/>
		<Parent Id="design_mb_axi_timer_0_0_synth_1"/>
		<Parent Id="design_mb_axi_smc_1_synth_1"/>
		<Parent Id="design_mb_axi_smc_2_synth_1"/>
		<Parent Id="design_mb_xbar_5_synth_1"/>
		<Parent Id="design_mb_ilmb_bram_if_cntlr_7_synth_1"/>
		<Parent Id="design_mb_xbar_7_synth_1"/>
		<Parent Id="design_mb_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_mb_dlmb_bram_if_cntlr_7_synth_1"/>
		<Parent Id="design_mb_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_mb_microblaze_0_0_synth_1"/>
		<Parent Id="design_mb_microblaze_0_axi_intc_5_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/multiCPU/prj_BRAM/prj_BRAM.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_mb_ilmb_v10_7_synth_1"/>
		<Parent Id="design_mb_dlmb_v10_7_synth_1"/>
		<Parent Id="design_mb_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_mb_processing_system7_0_0_synth_1"/>
		<Parent Id="design_mb_rst_clk_wiz_0_100M_7_synth_1"/>
		<Parent Id="design_mb_rst_clk_wiz_0_100M_1_2_synth_1"/>
		<Parent Id="design_mb_lmb_bram_7_synth_1"/>
		<Parent Id="design_mb_mdm_1_7_synth_1"/>
		<Parent Id="design_mb_axi_timer_0_0_synth_1"/>
		<Parent Id="design_mb_axi_smc_1_synth_1"/>
		<Parent Id="design_mb_axi_smc_2_synth_1"/>
		<Parent Id="design_mb_xbar_5_synth_1"/>
		<Parent Id="design_mb_ilmb_bram_if_cntlr_7_synth_1"/>
		<Parent Id="design_mb_xbar_7_synth_1"/>
		<Parent Id="design_mb_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_mb_dlmb_bram_if_cntlr_7_synth_1"/>
		<Parent Id="design_mb_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_mb_microblaze_0_0_synth_1"/>
		<Parent Id="design_mb_microblaze_0_axi_intc_5_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

