INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/reports/link
	Log files: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xclbin.link_summary, at Fri Dec  8 17:28:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec  8 17:28:44 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/reports/link/v++_link_krnl_LZW_guidance.html', at Fri Dec  8 17:28:45 2023
INFO: [v++ 60-895]   Target platform: /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home1/e/ese5320/u96v2_sbc_base/hw/u96v2_sbc_base.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: u96v2_sbc_base
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:28:46] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -keep --config /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/syslinkConfig.ini --xpfm /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm --target hw --output_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int --temp_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Dec  8 17:28:47 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:28:47] build_xd_ip_db started: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/u96v2_sbc_base.hpfm -clkid 0 -ip /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/iprepo/xilinx_com_hls_krnl_LZW_1_0,krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:28:50] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1681.590 ; gain = 0.000 ; free physical = 11371 ; free virtual = 23959
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:28:51] cfgen started: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/cfgen  -nk krnl_LZW:5 -sp krnl_LZW_1.input:HP0 -sp krnl_LZW_1.input_length:HP0 -sp krnl_LZW_1.send_data:HP0 -sp krnl_LZW_1.output_length:HP0 -sp krnl_LZW_2.input:HP1 -sp krnl_LZW_2.input_length:HP1 -sp krnl_LZW_2.send_data:HP1 -sp krnl_LZW_2.output_length:HP1 -sp krnl_LZW_3.input:HP2 -sp krnl_LZW_3.input_length:HP2 -sp krnl_LZW_3.send_data:HP2 -sp krnl_LZW_3.output_length:HP2 -sp krnl_LZW_4.input:HP3 -sp krnl_LZW_4.input_length:HP3 -sp krnl_LZW_4.send_data:HP3 -sp krnl_LZW_4.output_length:HP3 -sp krnl_LZW_5.input:HP0 -sp krnl_LZW_5.input_length:HP0 -sp krnl_LZW_5.send_data:HP0 -sp krnl_LZW_5.output_length:HP0 -dmclkid 0 -r /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_LZW, num: 5  {krnl_LZW_1 krnl_LZW_2 krnl_LZW_3 krnl_LZW_4 krnl_LZW_5}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_LZW_1, k_port: input, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_1, k_port: input_length, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_1, k_port: send_data, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_1, k_port: output_length, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_2, k_port: input, sptag: HP1
INFO: [CFGEN 83-0]   kernel: krnl_LZW_2, k_port: input_length, sptag: HP1
INFO: [CFGEN 83-0]   kernel: krnl_LZW_2, k_port: send_data, sptag: HP1
INFO: [CFGEN 83-0]   kernel: krnl_LZW_2, k_port: output_length, sptag: HP1
INFO: [CFGEN 83-0]   kernel: krnl_LZW_3, k_port: input, sptag: HP2
INFO: [CFGEN 83-0]   kernel: krnl_LZW_3, k_port: input_length, sptag: HP2
INFO: [CFGEN 83-0]   kernel: krnl_LZW_3, k_port: send_data, sptag: HP2
INFO: [CFGEN 83-0]   kernel: krnl_LZW_3, k_port: output_length, sptag: HP2
INFO: [CFGEN 83-0]   kernel: krnl_LZW_4, k_port: input, sptag: HP3
INFO: [CFGEN 83-0]   kernel: krnl_LZW_4, k_port: input_length, sptag: HP3
INFO: [CFGEN 83-0]   kernel: krnl_LZW_4, k_port: send_data, sptag: HP3
INFO: [CFGEN 83-0]   kernel: krnl_LZW_4, k_port: output_length, sptag: HP3
INFO: [CFGEN 83-0]   kernel: krnl_LZW_5, k_port: input, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_5, k_port: input_length, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_5, k_port: send_data, sptag: HP0
INFO: [CFGEN 83-0]   kernel: krnl_LZW_5, k_port: output_length, sptag: HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_1.input to HP0 for directive krnl_LZW_1.input:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_1.input_length to HP0 for directive krnl_LZW_1.input_length:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_1.send_data to HP0 for directive krnl_LZW_1.send_data:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_1.output_length to HP0 for directive krnl_LZW_1.output_length:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_2.input to HP1 for directive krnl_LZW_2.input:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_2.input_length to HP1 for directive krnl_LZW_2.input_length:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_2.send_data to HP1 for directive krnl_LZW_2.send_data:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_2.output_length to HP1 for directive krnl_LZW_2.output_length:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_3.input to HP2 for directive krnl_LZW_3.input:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_3.input_length to HP2 for directive krnl_LZW_3.input_length:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_3.send_data to HP2 for directive krnl_LZW_3.send_data:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_3.output_length to HP2 for directive krnl_LZW_3.output_length:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_4.input to HP3 for directive krnl_LZW_4.input:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_4.input_length to HP3 for directive krnl_LZW_4.input_length:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_4.send_data to HP3 for directive krnl_LZW_4.send_data:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_4.output_length to HP3 for directive krnl_LZW_4.output_length:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_5.input to HP0 for directive krnl_LZW_5.input:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_5.input_length to HP0 for directive krnl_LZW_5.input_length:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_5.send_data to HP0 for directive krnl_LZW_5.send_data:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_LZW_5.output_length to HP0 for directive krnl_LZW_5.output_length:HP0
INFO: [SYSTEM_LINK 82-37] [17:28:51] cfgen finished successfully
Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1681.590 ; gain = 0.000 ; free physical = 11392 ; free virtual = 23977
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:28:51] cf2bd started: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.xsd --temp_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link --output_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:28:53] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.590 ; gain = 0.000 ; free physical = 11381 ; free virtual = 23974
INFO: [v++ 60-1441] [17:28:53] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1574.652 ; gain = 0.000 ; free physical = 11431 ; free virtual = 24023
INFO: [v++ 60-1443] [17:28:53] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/sdsl.dat -rtd /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/cf2sw.rtd -nofilter /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/cf2sw_full.rtd -xclbin /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/xclbin_orig.xml -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/run_link
INFO: [v++ 60-1441] [17:28:54] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1574.652 ; gain = 0.000 ; free physical = 11433 ; free virtual = 24023
INFO: [v++ 60-1443] [17:28:54] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/run_link
INFO: [v++ 60-1441] [17:28:55] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1574.652 ; gain = 0.000 ; free physical = 10983 ; free virtual = 23575
INFO: [v++ 60-1443] [17:28:55] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f u96v2_sbc_base -g --remote_ip_cache /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/.ipcache -s --output_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int --log_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/logs/link --report_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/reports/link --config /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/vplConfig.ini -k /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link --no-info --iprepo /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/xo/ip_repo/xilinx_com_hls_krnl_LZW_1_0 --messageDb /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/run_link/vpl.pb /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: u96v2_sbc_base
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/_x/link/vivado/vpl/.local/hw_platform
WARNING: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[17:29:13] Run vpl: Step create_project: Started
Creating Vivado project.
[17:29:38] Run vpl: Step create_project: Completed
[17:29:38] Run vpl: Step create_bd: Started
[17:29:49] Run vpl: Step create_bd: Completed
[17:29:49] Run vpl: Step update_bd: Started
[17:29:49] Run vpl: Step update_bd: Completed
[17:29:49] Run vpl: Step generate_target: Started
