INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/BRANCH_ADDR_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_ADDR_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/BRANCH_COND_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH_COND_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/CU_DCDR_EXTENDED.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR_EXTENDED
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/EX_MEM_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/ID_EX_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/IF_DEC_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_DEC_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/MEM_WB_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/alu_muxA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/alu_muxB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_muxB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
WARNING: [VRFC 10-3248] data object 'pc' is already declared [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:77]
WARNING: [VRFC 10-9364] second declaration of 'pc' is ignored [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:77]
WARNING: [VRFC 10-3248] data object 'InstrD' is already declared [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:90]
WARNING: [VRFC 10-9364] second declaration of 'InstrD' is ignored [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:90]
WARNING: [VRFC 10-3248] data object 'br_lt' is already declared [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:105]
WARNING: [VRFC 10-9364] second declaration of 'br_lt' is ignored [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/rf_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/top_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sim_1/new/pipeline_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_tb
