
Do_an.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000564  08009690  08009690  0000a690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bf4  08009bf4  0000b204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009bf4  08009bf4  0000abf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009bfc  08009bfc  0000b204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bfc  08009bfc  0000abfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c00  08009c00  0000ac00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  08009c04  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b204  2**0
                  CONTENTS
 10 .bss          00000280  20000204  20000204  0000b204  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000484  20000484  0000b204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000eb1f  00000000  00000000  0000b234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023a2  00000000  00000000  00019d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001018  00000000  00000000  0001c0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c87  00000000  00000000  0001d110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022923  00000000  00000000  0001dd97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013a1b  00000000  00000000  000406ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf716  00000000  00000000  000540d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001237eb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000594c  00000000  00000000  00123830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  0012917c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009674 	.word	0x08009674

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	08009674 	.word	0x08009674

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af02      	add	r7, sp, #8
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 800104a:	f107 020f 	add.w	r2, r7, #15
 800104e:	1df9      	adds	r1, r7, #7
 8001050:	2364      	movs	r3, #100	@ 0x64
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	2301      	movs	r3, #1
 8001056:	4804      	ldr	r0, [pc, #16]	@ (8001068 <RC522_SPI_Transfer+0x28>)
 8001058:	f002 fe95 	bl	8003d86 <HAL_SPI_TransmitReceive>

	return rx_data;
 800105c:	7bfb      	ldrb	r3, [r7, #15]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000274 	.word	0x20000274

0800106c <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	460a      	mov	r2, r1
 8001076:	71fb      	strb	r3, [r7, #7]
 8001078:	4613      	mov	r3, r2
 800107a:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001082:	480d      	ldr	r0, [pc, #52]	@ (80010b8 <Write_MFRC522+0x4c>)
 8001084:	f001 fcfa 	bl	8002a7c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	b2db      	uxtb	r3, r3
 800108e:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001092:	b2db      	uxtb	r3, r3
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ffd3 	bl	8001040 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 800109a:	79bb      	ldrb	r3, [r7, #6]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ffcf 	bl	8001040 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a8:	4803      	ldr	r0, [pc, #12]	@ (80010b8 <Write_MFRC522+0x4c>)
 80010aa:	f001 fce7 	bl	8002a7c <HAL_GPIO_WritePin>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40020400 	.word	0x40020400

080010bc <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010cc:	4810      	ldr	r0, [pc, #64]	@ (8001110 <Read_MFRC522+0x54>)
 80010ce:	f001 fcd5 	bl	8002a7c <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 80010d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80010de:	b25b      	sxtb	r3, r3
 80010e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff ffa9 	bl	8001040 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff ffa6 	bl	8001040 <RC522_SPI_Transfer>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010fe:	4804      	ldr	r0, [pc, #16]	@ (8001110 <Read_MFRC522+0x54>)
 8001100:	f001 fcbc 	bl	8002a7c <HAL_GPIO_WritePin>
	
	return val;	
 8001104:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40020400 	.word	0x40020400

08001114 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	460a      	mov	r2, r1
 800111e:	71fb      	strb	r3, [r7, #7]
 8001120:	4613      	mov	r3, r2
 8001122:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff ffc8 	bl	80010bc <Read_MFRC522>
 800112c:	4603      	mov	r3, r0
 800112e:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8001130:	7bfa      	ldrb	r2, [r7, #15]
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	4313      	orrs	r3, r2
 8001136:	b2da      	uxtb	r2, r3
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	4611      	mov	r1, r2
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ff95 	bl	800106c <Write_MFRC522>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	460a      	mov	r2, r1
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	4613      	mov	r3, r2
 8001158:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ffad 	bl	80010bc <Read_MFRC522>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8001166:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800116a:	43db      	mvns	r3, r3
 800116c:	b25a      	sxtb	r2, r3
 800116e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001172:	4013      	ands	r3, r2
 8001174:	b25b      	sxtb	r3, r3
 8001176:	b2da      	uxtb	r2, r3
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	4611      	mov	r1, r2
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff75 	bl	800106c <Write_MFRC522>
} 
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 800118e:	2014      	movs	r0, #20
 8001190:	f7ff ff94 	bl	80010bc <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8001194:	2103      	movs	r1, #3
 8001196:	2014      	movs	r0, #20
 8001198:	f7ff ffbc 	bl	8001114 <SetBitMask>
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}

080011a0 <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 80011a4:	210f      	movs	r1, #15
 80011a6:	2001      	movs	r0, #1
 80011a8:	f7ff ff60 	bl	800106c <Write_MFRC522>
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80011b4:	2201      	movs	r2, #1
 80011b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ba:	4813      	ldr	r0, [pc, #76]	@ (8001208 <MFRC522_Init+0x58>)
 80011bc:	f001 fc5e 	bl	8002a7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c6:	4811      	ldr	r0, [pc, #68]	@ (800120c <MFRC522_Init+0x5c>)
 80011c8:	f001 fc58 	bl	8002a7c <HAL_GPIO_WritePin>
	MFRC522_Reset();
 80011cc:	f7ff ffe8 	bl	80011a0 <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 80011d0:	218d      	movs	r1, #141	@ 0x8d
 80011d2:	202a      	movs	r0, #42	@ 0x2a
 80011d4:	f7ff ff4a 	bl	800106c <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 80011d8:	213e      	movs	r1, #62	@ 0x3e
 80011da:	202b      	movs	r0, #43	@ 0x2b
 80011dc:	f7ff ff46 	bl	800106c <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 80011e0:	211e      	movs	r1, #30
 80011e2:	202d      	movs	r0, #45	@ 0x2d
 80011e4:	f7ff ff42 	bl	800106c <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 80011e8:	2100      	movs	r1, #0
 80011ea:	202c      	movs	r0, #44	@ 0x2c
 80011ec:	f7ff ff3e 	bl	800106c <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 80011f0:	2140      	movs	r1, #64	@ 0x40
 80011f2:	2015      	movs	r0, #21
 80011f4:	f7ff ff3a 	bl	800106c <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 80011f8:	213d      	movs	r1, #61	@ 0x3d
 80011fa:	2011      	movs	r0, #17
 80011fc:	f7ff ff36 	bl	800106c <Write_MFRC522>

	AntennaOn();
 8001200:	f7ff ffc3 	bl	800118a <AntennaOn>
}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40020400 	.word	0x40020400
 800120c:	40020000 	.word	0x40020000

08001210 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b089      	sub	sp, #36	@ 0x24
 8001214:	af00      	add	r7, sp, #0
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]
 800121e:	4613      	mov	r3, r2
 8001220:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 8001222:	2302      	movs	r3, #2
 8001224:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 8001226:	2300      	movs	r3, #0
 8001228:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 800122a:	2300      	movs	r3, #0
 800122c:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	2b0c      	cmp	r3, #12
 8001232:	d006      	beq.n	8001242 <MFRC522_ToCard+0x32>
 8001234:	2b0e      	cmp	r3, #14
 8001236:	d109      	bne.n	800124c <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8001238:	2312      	movs	r3, #18
 800123a:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 800123c:	2310      	movs	r3, #16
 800123e:	777b      	strb	r3, [r7, #29]
			break;
 8001240:	e005      	b.n	800124e <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 8001242:	2377      	movs	r3, #119	@ 0x77
 8001244:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 8001246:	2330      	movs	r3, #48	@ 0x30
 8001248:	777b      	strb	r3, [r7, #29]
			break;
 800124a:	e000      	b.n	800124e <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 800124c:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 800124e:	7fbb      	ldrb	r3, [r7, #30]
 8001250:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001254:	b2db      	uxtb	r3, r3
 8001256:	4619      	mov	r1, r3
 8001258:	2002      	movs	r0, #2
 800125a:	f7ff ff07 	bl	800106c <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 800125e:	2180      	movs	r1, #128	@ 0x80
 8001260:	2004      	movs	r0, #4
 8001262:	f7ff ff72 	bl	800114a <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8001266:	2180      	movs	r1, #128	@ 0x80
 8001268:	200a      	movs	r0, #10
 800126a:	f7ff ff53 	bl	8001114 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 800126e:	2100      	movs	r1, #0
 8001270:	2001      	movs	r0, #1
 8001272:	f7ff fefb 	bl	800106c <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8001276:	2300      	movs	r3, #0
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	e00a      	b.n	8001292 <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 800127c:	68ba      	ldr	r2, [r7, #8]
 800127e:	69bb      	ldr	r3, [r7, #24]
 8001280:	4413      	add	r3, r2
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	2009      	movs	r0, #9
 8001288:	f7ff fef0 	bl	800106c <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	3301      	adds	r3, #1
 8001290:	61bb      	str	r3, [r7, #24]
 8001292:	7bbb      	ldrb	r3, [r7, #14]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	429a      	cmp	r2, r3
 8001298:	d3f0      	bcc.n	800127c <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	4619      	mov	r1, r3
 800129e:	2001      	movs	r0, #1
 80012a0:	f7ff fee4 	bl	800106c <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	2b0c      	cmp	r3, #12
 80012a8:	d103      	bne.n	80012b2 <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 80012aa:	2180      	movs	r1, #128	@ 0x80
 80012ac:	200d      	movs	r0, #13
 80012ae:	f7ff ff31 	bl	8001114 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80012b2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012b6:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 80012b8:	2004      	movs	r0, #4
 80012ba:	f7ff feff 	bl	80010bc <Read_MFRC522>
 80012be:	4603      	mov	r3, r0
 80012c0:	773b      	strb	r3, [r7, #28]
        i--;
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00a      	beq.n	80012e4 <MFRC522_ToCard+0xd4>
 80012ce:	7f3b      	ldrb	r3, [r7, #28]
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d105      	bne.n	80012e4 <MFRC522_ToCard+0xd4>
 80012d8:	7f3a      	ldrb	r2, [r7, #28]
 80012da:	7f7b      	ldrb	r3, [r7, #29]
 80012dc:	4013      	ands	r3, r2
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0e9      	beq.n	80012b8 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 80012e4:	2180      	movs	r1, #128	@ 0x80
 80012e6:	200d      	movs	r0, #13
 80012e8:	f7ff ff2f 	bl	800114a <ClearBitMask>
	
    if (i != 0)
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d052      	beq.n	8001398 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 80012f2:	2006      	movs	r0, #6
 80012f4:	f7ff fee2 	bl	80010bc <Read_MFRC522>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f003 031b 	and.w	r3, r3, #27
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d148      	bne.n	8001394 <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 8001306:	7f3a      	ldrb	r2, [r7, #28]
 8001308:	7fbb      	ldrb	r3, [r7, #30]
 800130a:	4013      	ands	r3, r2
 800130c:	b2db      	uxtb	r3, r3
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 8001316:	2301      	movs	r3, #1
 8001318:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	2b0c      	cmp	r3, #12
 800131e:	d13b      	bne.n	8001398 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8001320:	200a      	movs	r0, #10
 8001322:	f7ff fecb 	bl	80010bc <Read_MFRC522>
 8001326:	4603      	mov	r3, r0
 8001328:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 800132a:	200c      	movs	r0, #12
 800132c:	f7ff fec6 	bl	80010bc <Read_MFRC522>
 8001330:	4603      	mov	r3, r0
 8001332:	f003 0307 	and.w	r3, r3, #7
 8001336:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 8001338:	7dfb      	ldrb	r3, [r7, #23]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d008      	beq.n	8001350 <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 800133e:	7f3b      	ldrb	r3, [r7, #28]
 8001340:	3b01      	subs	r3, #1
 8001342:	00da      	lsls	r2, r3, #3
 8001344:	7dfb      	ldrb	r3, [r7, #23]
 8001346:	4413      	add	r3, r2
 8001348:	461a      	mov	r2, r3
 800134a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	e004      	b.n	800135a <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 8001350:	7f3b      	ldrb	r3, [r7, #28]
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	461a      	mov	r2, r3
 8001356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001358:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 800135a:	7f3b      	ldrb	r3, [r7, #28]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 8001360:	2301      	movs	r3, #1
 8001362:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 8001364:	7f3b      	ldrb	r3, [r7, #28]
 8001366:	2b10      	cmp	r3, #16
 8001368:	d901      	bls.n	800136e <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 800136a:	2310      	movs	r3, #16
 800136c:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 800136e:	2300      	movs	r3, #0
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	e00a      	b.n	800138a <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	18d4      	adds	r4, r2, r3
 800137a:	2009      	movs	r0, #9
 800137c:	f7ff fe9e 	bl	80010bc <Read_MFRC522>
 8001380:	4603      	mov	r3, r0
 8001382:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	3301      	adds	r3, #1
 8001388:	61bb      	str	r3, [r7, #24]
 800138a:	7f3b      	ldrb	r3, [r7, #28]
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	429a      	cmp	r2, r3
 8001390:	d3f0      	bcc.n	8001374 <MFRC522_ToCard+0x164>
 8001392:	e001      	b.n	8001398 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 8001394:	2302      	movs	r3, #2
 8001396:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 8001398:	7ffb      	ldrb	r3, [r7, #31]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3724      	adds	r7, #36	@ 0x24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}

080013a2 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b086      	sub	sp, #24
 80013a6:	af02      	add	r7, sp, #8
 80013a8:	4603      	mov	r3, r0
 80013aa:	6039      	str	r1, [r7, #0]
 80013ac:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 80013ae:	2107      	movs	r1, #7
 80013b0:	200d      	movs	r0, #13
 80013b2:	f7ff fe5b 	bl	800106c <Write_MFRC522>
	
	TagType[0] = reqMode;
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	79fa      	ldrb	r2, [r7, #7]
 80013ba:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 80013bc:	f107 0308 	add.w	r3, r7, #8
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2201      	movs	r2, #1
 80013c6:	6839      	ldr	r1, [r7, #0]
 80013c8:	200c      	movs	r0, #12
 80013ca:	f7ff ff21 	bl	8001210 <MFRC522_ToCard>
 80013ce:	4603      	mov	r3, r0
 80013d0:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d102      	bne.n	80013de <MFRC522_Request+0x3c>
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	2b10      	cmp	r3, #16
 80013dc:	d001      	beq.n	80013e2 <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 80013de:	2302      	movs	r3, #2
 80013e0:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af02      	add	r7, sp, #8
 80013f2:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 80013f4:	2300      	movs	r3, #0
 80013f6:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80013f8:	2100      	movs	r1, #0
 80013fa:	200d      	movs	r0, #13
 80013fc:	f7ff fe36 	bl	800106c <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2293      	movs	r2, #147	@ 0x93
 8001404:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	3301      	adds	r3, #1
 800140a:	2220      	movs	r2, #32
 800140c:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2202      	movs	r2, #2
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	200c      	movs	r0, #12
 800141c:	f7ff fef8 	bl	8001210 <MFRC522_ToCard>
 8001420:	4603      	mov	r3, r0
 8001422:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d118      	bne.n	800145c <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 800142a:	2300      	movs	r3, #0
 800142c:	73bb      	strb	r3, [r7, #14]
 800142e:	e009      	b.n	8001444 <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 8001430:	7bbb      	ldrb	r3, [r7, #14]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	781a      	ldrb	r2, [r3, #0]
 8001438:	7b7b      	ldrb	r3, [r7, #13]
 800143a:	4053      	eors	r3, r2
 800143c:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 800143e:	7bbb      	ldrb	r3, [r7, #14]
 8001440:	3301      	adds	r3, #1
 8001442:	73bb      	strb	r3, [r7, #14]
 8001444:	7bbb      	ldrb	r3, [r7, #14]
 8001446:	2b03      	cmp	r3, #3
 8001448:	d9f2      	bls.n	8001430 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 800144a:	7bbb      	ldrb	r3, [r7, #14]
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	4413      	add	r3, r2
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	7b7a      	ldrb	r2, [r7, #13]
 8001454:	429a      	cmp	r2, r3
 8001456:	d001      	beq.n	800145c <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 8001458:	2302      	movs	r3, #2
 800145a:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 800145c:	7bfb      	ldrb	r3, [r7, #15]
} 
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup - DATASHEET

void lcd_send_cmd (char cmd)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af02      	add	r7, sp, #8
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	f023 030f 	bic.w	r3, r3, #15
 8001478:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	011b      	lsls	r3, r3, #4
 800147e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	f043 030c 	orr.w	r3, r3, #12
 8001486:	b2db      	uxtb	r3, r3
 8001488:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	f043 0308 	orr.w	r3, r3, #8
 8001490:	b2db      	uxtb	r3, r3
 8001492:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001494:	7bbb      	ldrb	r3, [r7, #14]
 8001496:	f043 030c 	orr.w	r3, r3, #12
 800149a:	b2db      	uxtb	r3, r3
 800149c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800149e:	7bbb      	ldrb	r3, [r7, #14]
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80014a8:	f107 0208 	add.w	r2, r7, #8
 80014ac:	2364      	movs	r3, #100	@ 0x64
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	2304      	movs	r3, #4
 80014b2:	214e      	movs	r1, #78	@ 0x4e
 80014b4:	4803      	ldr	r0, [pc, #12]	@ (80014c4 <lcd_send_cmd+0x5c>)
 80014b6:	f001 fc3f 	bl	8002d38 <HAL_I2C_Master_Transmit>
}
 80014ba:	bf00      	nop
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000220 	.word	0x20000220

080014c8 <lcd_send_data>:

void lcd_send_data (char data)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af02      	add	r7, sp, #8
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	f023 030f 	bic.w	r3, r3, #15
 80014d8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	f043 030d 	orr.w	r3, r3, #13
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
 80014ec:	f043 0309 	orr.w	r3, r3, #9
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80014f4:	7bbb      	ldrb	r3, [r7, #14]
 80014f6:	f043 030d 	orr.w	r3, r3, #13
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	f043 0309 	orr.w	r3, r3, #9
 8001504:	b2db      	uxtb	r3, r3
 8001506:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001508:	f107 0208 	add.w	r2, r7, #8
 800150c:	2364      	movs	r3, #100	@ 0x64
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2304      	movs	r3, #4
 8001512:	214e      	movs	r1, #78	@ 0x4e
 8001514:	4803      	ldr	r0, [pc, #12]	@ (8001524 <lcd_send_data+0x5c>)
 8001516:	f001 fc0f 	bl	8002d38 <HAL_I2C_Master_Transmit>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000220 	.word	0x20000220

08001528 <lcd_clear>:

void lcd_clear (void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 800152e:	2080      	movs	r0, #128	@ 0x80
 8001530:	f7ff ff9a 	bl	8001468 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001534:	2300      	movs	r3, #0
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	e005      	b.n	8001546 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800153a:	2020      	movs	r0, #32
 800153c:	f7ff ffc4 	bl	80014c8 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3301      	adds	r3, #1
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b45      	cmp	r3, #69	@ 0x45
 800154a:	ddf6      	ble.n	800153a <lcd_clear+0x12>
	}
}
 800154c:	bf00      	nop
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
 800155e:	6039      	str	r1, [r7, #0]
    switch (row)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <lcd_put_cur+0x18>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d005      	beq.n	8001578 <lcd_put_cur+0x22>
 800156c:	e009      	b.n	8001582 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001574:	603b      	str	r3, [r7, #0]
            break;
 8001576:	e004      	b.n	8001582 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800157e:	603b      	str	r3, [r7, #0]
            break;
 8001580:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	4618      	mov	r0, r3
 8001588:	f7ff ff6e 	bl	8001468 <lcd_send_cmd>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <lcd_init>:


void lcd_init (void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001598:	2032      	movs	r0, #50	@ 0x32
 800159a:	f000 ffb1 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x30);
 800159e:	2030      	movs	r0, #48	@ 0x30
 80015a0:	f7ff ff62 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80015a4:	2005      	movs	r0, #5
 80015a6:	f000 ffab 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x30);
 80015aa:	2030      	movs	r0, #48	@ 0x30
 80015ac:	f7ff ff5c 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80015b0:	2001      	movs	r0, #1
 80015b2:	f000 ffa5 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x30);
 80015b6:	2030      	movs	r0, #48	@ 0x30
 80015b8:	f7ff ff56 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(10);
 80015bc:	200a      	movs	r0, #10
 80015be:	f000 ff9f 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80015c2:	2020      	movs	r0, #32
 80015c4:	f7ff ff50 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(10);
 80015c8:	200a      	movs	r0, #10
 80015ca:	f000 ff99 	bl	8002500 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80015ce:	2028      	movs	r0, #40	@ 0x28
 80015d0:	f7ff ff4a 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(1);
 80015d4:	2001      	movs	r0, #1
 80015d6:	f000 ff93 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80015da:	2008      	movs	r0, #8
 80015dc:	f7ff ff44 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(1);
 80015e0:	2001      	movs	r0, #1
 80015e2:	f000 ff8d 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80015e6:	2001      	movs	r0, #1
 80015e8:	f7ff ff3e 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(1);
 80015ec:	2001      	movs	r0, #1
 80015ee:	f000 ff87 	bl	8002500 <HAL_Delay>
	HAL_Delay(1);
 80015f2:	2001      	movs	r0, #1
 80015f4:	f000 ff84 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80015f8:	2006      	movs	r0, #6
 80015fa:	f7ff ff35 	bl	8001468 <lcd_send_cmd>
	HAL_Delay(1);
 80015fe:	2001      	movs	r0, #1
 8001600:	f000 ff7e 	bl	8002500 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001604:	200c      	movs	r0, #12
 8001606:	f7ff ff2f 	bl	8001468 <lcd_send_cmd>
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}

0800160e <lcd_send_string>:

void lcd_send_string (char *str)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001616:	e006      	b.n	8001626 <lcd_send_string+0x18>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	607a      	str	r2, [r7, #4]
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ff51 	bl	80014c8 <lcd_send_data>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f4      	bne.n	8001618 <lcd_send_string+0xa>
}
 800162e:	bf00      	nop
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <Keypad_GetKey>:
        HAL_GPIO_WritePin(ROW_PORT[i], ROW_PIN[i], GPIO_PIN_SET); // ROW = HIGH
    }
}

char Keypad_GetKey(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
    for (int row = 0; row < 4; row++)
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	e059      	b.n	80016f8 <Keypad_GetKey+0xc0>
    {
        /* Ko hng hin ti xung LOW */
        HAL_GPIO_WritePin(ROW_PORT[row], ROW_PIN[row], GPIO_PIN_RESET);
 8001644:	4a30      	ldr	r2, [pc, #192]	@ (8001708 <Keypad_GetKey+0xd0>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800164c:	4a2f      	ldr	r2, [pc, #188]	@ (800170c <Keypad_GetKey+0xd4>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001654:	2200      	movs	r2, #0
 8001656:	4619      	mov	r1, r3
 8001658:	f001 fa10 	bl	8002a7c <HAL_GPIO_WritePin>

        for (int col = 0; col < 4; col++)
 800165c:	2300      	movs	r3, #0
 800165e:	603b      	str	r3, [r7, #0]
 8001660:	e038      	b.n	80016d4 <Keypad_GetKey+0x9c>
        {
            if (HAL_GPIO_ReadPin(COL_PORT[col], COL_PIN[col]) == GPIO_PIN_RESET)
 8001662:	4a2b      	ldr	r2, [pc, #172]	@ (8001710 <Keypad_GetKey+0xd8>)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800166a:	492a      	ldr	r1, [pc, #168]	@ (8001714 <Keypad_GetKey+0xdc>)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001672:	4619      	mov	r1, r3
 8001674:	4610      	mov	r0, r2
 8001676:	f001 f9e9 	bl	8002a4c <HAL_GPIO_ReadPin>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d126      	bne.n	80016ce <Keypad_GetKey+0x96>
            {
                HAL_Delay(40);  // chng di phm
 8001680:	2028      	movs	r0, #40	@ 0x28
 8001682:	f000 ff3d 	bl	8002500 <HAL_Delay>

                /* Ch nh phm */
                while (HAL_GPIO_ReadPin(COL_PORT[col], COL_PIN[col]) == GPIO_PIN_RESET);
 8001686:	bf00      	nop
 8001688:	4a21      	ldr	r2, [pc, #132]	@ (8001710 <Keypad_GetKey+0xd8>)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001690:	4920      	ldr	r1, [pc, #128]	@ (8001714 <Keypad_GetKey+0xdc>)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001698:	4619      	mov	r1, r3
 800169a:	4610      	mov	r0, r2
 800169c:	f001 f9d6 	bl	8002a4c <HAL_GPIO_ReadPin>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f0      	beq.n	8001688 <Keypad_GetKey+0x50>

                HAL_GPIO_WritePin(ROW_PORT[row], ROW_PIN[row], GPIO_PIN_SET);
 80016a6:	4a18      	ldr	r2, [pc, #96]	@ (8001708 <Keypad_GetKey+0xd0>)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80016ae:	4a17      	ldr	r2, [pc, #92]	@ (800170c <Keypad_GetKey+0xd4>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016b6:	2201      	movs	r2, #1
 80016b8:	4619      	mov	r1, r3
 80016ba:	f001 f9df 	bl	8002a7c <HAL_GPIO_WritePin>

                return Keypad_Map[row][col];
 80016be:	4a16      	ldr	r2, [pc, #88]	@ (8001718 <Keypad_GetKey+0xe0>)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	441a      	add	r2, r3
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	4413      	add	r3, r2
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	e018      	b.n	8001700 <Keypad_GetKey+0xc8>
        for (int col = 0; col < 4; col++)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	3301      	adds	r3, #1
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	ddc3      	ble.n	8001662 <Keypad_GetKey+0x2a>
            }
        }

        /* Tr ROW li HIGH */
        HAL_GPIO_WritePin(ROW_PORT[row], ROW_PIN[row], GPIO_PIN_SET);
 80016da:	4a0b      	ldr	r2, [pc, #44]	@ (8001708 <Keypad_GetKey+0xd0>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80016e2:	4a0a      	ldr	r2, [pc, #40]	@ (800170c <Keypad_GetKey+0xd4>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016ea:	2201      	movs	r2, #1
 80016ec:	4619      	mov	r1, r3
 80016ee:	f001 f9c5 	bl	8002a7c <HAL_GPIO_WritePin>
    for (int row = 0; row < 4; row++)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	3301      	adds	r3, #1
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b03      	cmp	r3, #3
 80016fc:	dda2      	ble.n	8001644 <Keypad_GetKey+0xc>
    }

    return 0; // khng nhn g
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000000 	.word	0x20000000
 800170c:	20000010 	.word	0x20000010
 8001710:	20000018 	.word	0x20000018
 8001714:	20000028 	.word	0x20000028
 8001718:	08009740 	.word	0x08009740

0800171c <Green_LED_On>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Green_LED_On(uint16_t ms)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001726:	2201      	movs	r2, #1
 8001728:	2102      	movs	r1, #2
 800172a:	4808      	ldr	r0, [pc, #32]	@ (800174c <Green_LED_On+0x30>)
 800172c:	f001 f9a6 	bl	8002a7c <HAL_GPIO_WritePin>
    HAL_Delay(ms);
 8001730:	88fb      	ldrh	r3, [r7, #6]
 8001732:	4618      	mov	r0, r3
 8001734:	f000 fee4 	bl	8002500 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	2102      	movs	r1, #2
 800173c:	4803      	ldr	r0, [pc, #12]	@ (800174c <Green_LED_On+0x30>)
 800173e:	f001 f99d 	bl	8002a7c <HAL_GPIO_WritePin>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40020000 	.word	0x40020000

08001750 <Set_Servo_Angle>:

void Set_Servo_Angle(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle)
{
 8001750:	b480      	push	{r7}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	4613      	mov	r3, r2
 800175c:	71fb      	strb	r3, [r7, #7]
    uint32_t pulse = 210 + angle * (1050 - 210) / 180;
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	f44f 7252 	mov.w	r2, #840	@ 0x348
 8001764:	fb02 f303 	mul.w	r3, r2, r3
 8001768:	4a15      	ldr	r2, [pc, #84]	@ (80017c0 <Set_Servo_Angle+0x70>)
 800176a:	fb82 1203 	smull	r1, r2, r2, r3
 800176e:	441a      	add	r2, r3
 8001770:	11d2      	asrs	r2, r2, #7
 8001772:	17db      	asrs	r3, r3, #31
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	33d2      	adds	r3, #210	@ 0xd2
 8001778:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d104      	bne.n	800178a <Set_Servo_Angle+0x3a>
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001788:	e013      	b.n	80017b2 <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d104      	bne.n	800179a <Set_Servo_Angle+0x4a>
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001798:	e00b      	b.n	80017b2 <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	2b08      	cmp	r3, #8
 800179e:	d104      	bne.n	80017aa <Set_Servo_Angle+0x5a>
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80017a8:	e003      	b.n	80017b2 <Set_Servo_Angle+0x62>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80017b2:	bf00      	nop
 80017b4:	371c      	adds	r7, #28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	b60b60b7 	.word	0xb60b60b7

080017c4 <Auto_Open_Door>:
void Auto_Open_Door(TIM_HandleTypeDef *htim, uint32_t channel)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
					for(uint8_t angle=0; angle<=90; angle+=5)
 80017ce:	2300      	movs	r3, #0
 80017d0:	73fb      	strb	r3, [r7, #15]
 80017d2:	e00b      	b.n	80017ec <Auto_Open_Door+0x28>
		  		  {
		  			  Set_Servo_Angle(&htim2, TIM_CHANNEL_1, angle);
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	461a      	mov	r2, r3
 80017d8:	2100      	movs	r1, #0
 80017da:	4816      	ldr	r0, [pc, #88]	@ (8001834 <Auto_Open_Door+0x70>)
 80017dc:	f7ff ffb8 	bl	8001750 <Set_Servo_Angle>
		  			  HAL_Delay(10);
 80017e0:	200a      	movs	r0, #10
 80017e2:	f000 fe8d 	bl	8002500 <HAL_Delay>
					for(uint8_t angle=0; angle<=90; angle+=5)
 80017e6:	7bfb      	ldrb	r3, [r7, #15]
 80017e8:	3305      	adds	r3, #5
 80017ea:	73fb      	strb	r3, [r7, #15]
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	2b5a      	cmp	r3, #90	@ 0x5a
 80017f0:	d9f0      	bls.n	80017d4 <Auto_Open_Door+0x10>
		  		  }
					Buzzer_Beep_Short();
 80017f2:	f000 f85b 	bl	80018ac <Buzzer_Beep_Short>
					Green_LED_On(2000);
 80017f6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017fa:	f7ff ff8f 	bl	800171c <Green_LED_On>
		  		  HAL_Delay(2000);
 80017fe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001802:	f000 fe7d 	bl	8002500 <HAL_Delay>
		  		  for(uint8_t angle=90; angle>0; angle-=5)
 8001806:	235a      	movs	r3, #90	@ 0x5a
 8001808:	73bb      	strb	r3, [r7, #14]
 800180a:	e00b      	b.n	8001824 <Auto_Open_Door+0x60>
		  		  {
		  			  Set_Servo_Angle(&htim2, TIM_CHANNEL_1, angle);
 800180c:	7bbb      	ldrb	r3, [r7, #14]
 800180e:	461a      	mov	r2, r3
 8001810:	2100      	movs	r1, #0
 8001812:	4808      	ldr	r0, [pc, #32]	@ (8001834 <Auto_Open_Door+0x70>)
 8001814:	f7ff ff9c 	bl	8001750 <Set_Servo_Angle>
		  			  HAL_Delay(10);
 8001818:	200a      	movs	r0, #10
 800181a:	f000 fe71 	bl	8002500 <HAL_Delay>
		  		  for(uint8_t angle=90; angle>0; angle-=5)
 800181e:	7bbb      	ldrb	r3, [r7, #14]
 8001820:	3b05      	subs	r3, #5
 8001822:	73bb      	strb	r3, [r7, #14]
 8001824:	7bbb      	ldrb	r3, [r7, #14]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1f0      	bne.n	800180c <Auto_Open_Door+0x48>
		  		  }
}
 800182a:	bf00      	nop
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	200002cc 	.word	0x200002cc

08001838 <Check_Card_Access>:
uint8_t Check_Card_Access(uint8_t *inputUID) {
 8001838:	b490      	push	{r4, r7}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
    uint8_t i, j;
    uint8_t match_count;

    // Duyt qua tng th trong danh sch cho php
    for (i = 0; i < NUM_ALLOWED_CARDS; i++) {
 8001840:	2300      	movs	r3, #0
 8001842:	73fb      	strb	r3, [r7, #15]
 8001844:	e026      	b.n	8001894 <Check_Card_Access+0x5c>
        match_count = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	737b      	strb	r3, [r7, #13]

        // So snh tng byte ca th (5 bytes)
        for (j = 0; j < 5; j++) {
 800184a:	2300      	movs	r3, #0
 800184c:	73bb      	strb	r3, [r7, #14]
 800184e:	e014      	b.n	800187a <Check_Card_Access+0x42>
            if (inputUID[j] == Allowed_UIDs[i][j]) {
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	7819      	ldrb	r1, [r3, #0]
 8001858:	7bfa      	ldrb	r2, [r7, #15]
 800185a:	7bb8      	ldrb	r0, [r7, #14]
 800185c:	4c12      	ldr	r4, [pc, #72]	@ (80018a8 <Check_Card_Access+0x70>)
 800185e:	4613      	mov	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	4423      	add	r3, r4
 8001866:	4403      	add	r3, r0
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	4299      	cmp	r1, r3
 800186c:	d109      	bne.n	8001882 <Check_Card_Access+0x4a>
                match_count++;
 800186e:	7b7b      	ldrb	r3, [r7, #13]
 8001870:	3301      	adds	r3, #1
 8001872:	737b      	strb	r3, [r7, #13]
        for (j = 0; j < 5; j++) {
 8001874:	7bbb      	ldrb	r3, [r7, #14]
 8001876:	3301      	adds	r3, #1
 8001878:	73bb      	strb	r3, [r7, #14]
 800187a:	7bbb      	ldrb	r3, [r7, #14]
 800187c:	2b04      	cmp	r3, #4
 800187e:	d9e7      	bls.n	8001850 <Check_Card_Access+0x18>
 8001880:	e000      	b.n	8001884 <Check_Card_Access+0x4c>
            } else {
                break; // Nu lch 1 byte th b qua th ny ngay
 8001882:	bf00      	nop
            }
        }

        // Nu khp  5 byte -> Th hp l
        if (match_count == 5) {
 8001884:	7b7b      	ldrb	r3, [r7, #13]
 8001886:	2b05      	cmp	r3, #5
 8001888:	d101      	bne.n	800188e <Check_Card_Access+0x56>
            return 1; // Hp l (True)
 800188a:	2301      	movs	r3, #1
 800188c:	e006      	b.n	800189c <Check_Card_Access+0x64>
    for (i = 0; i < NUM_ALLOWED_CARDS; i++) {
 800188e:	7bfb      	ldrb	r3, [r7, #15]
 8001890:	3301      	adds	r3, #1
 8001892:	73fb      	strb	r3, [r7, #15]
 8001894:	7bfb      	ldrb	r3, [r7, #15]
 8001896:	2b13      	cmp	r3, #19
 8001898:	d9d5      	bls.n	8001846 <Check_Card_Access+0xe>
        }
    }

    return 0; // Khng tm thy th no khp (False)
 800189a:	2300      	movs	r3, #0
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bc90      	pop	{r4, r7}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	08009750 	.word	0x08009750

080018ac <Buzzer_Beep_Short>:
void Buzzer_Beep_Short()
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80018b0:	2201      	movs	r2, #1
 80018b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018b6:	4807      	ldr	r0, [pc, #28]	@ (80018d4 <Buzzer_Beep_Short+0x28>)
 80018b8:	f001 f8e0 	bl	8002a7c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80018bc:	2064      	movs	r0, #100	@ 0x64
 80018be:	f000 fe1f 	bl	8002500 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018c8:	4802      	ldr	r0, [pc, #8]	@ (80018d4 <Buzzer_Beep_Short+0x28>)
 80018ca:	f001 f8d7 	bl	8002a7c <HAL_GPIO_WritePin>
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40020c00 	.word	0x40020c00

080018d8 <Buzzer_Beep_Long>:

void Buzzer_Beep_Long()
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80018dc:	2201      	movs	r2, #1
 80018de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018e2:	4807      	ldr	r0, [pc, #28]	@ (8001900 <Buzzer_Beep_Long+0x28>)
 80018e4:	f001 f8ca 	bl	8002a7c <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80018e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018ec:	f000 fe08 	bl	8002500 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018f6:	4802      	ldr	r0, [pc, #8]	@ (8001900 <Buzzer_Beep_Long+0x28>)
 80018f8:	f001 f8c0 	bl	8002a7c <HAL_GPIO_WritePin>
}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40020c00 	.word	0x40020c00

08001904 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800190a:	f000 fd87 	bl	800241c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800190e:	f000 f951 	bl	8001bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001912:	f000 fa93 	bl	8001e3c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001916:	f000 f9e5 	bl	8001ce4 <MX_SPI1_Init>
  MX_TIM2_Init();
 800191a:	f000 fa19 	bl	8001d50 <MX_TIM2_Init>
  MX_I2C1_Init();
 800191e:	f000 f9b3 	bl	8001c88 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 8001922:	f7ff fc45 	bl	80011b0 <MFRC522_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001926:	2100      	movs	r1, #0
 8001928:	4893      	ldr	r0, [pc, #588]	@ (8001b78 <main+0x274>)
 800192a:	f002 fd59 	bl	80043e0 <HAL_TIM_PWM_Start>
  lcd_init();
 800192e:	f7ff fe31 	bl	8001594 <lcd_init>
  lcd_clear();
 8001932:	f7ff fdf9 	bl	8001528 <lcd_clear>
  lcd_put_cur(0, 3);
 8001936:	2103      	movs	r1, #3
 8001938:	2000      	movs	r0, #0
 800193a:	f7ff fe0c 	bl	8001556 <lcd_put_cur>
  lcd_send_string("Welcome !");
 800193e:	488f      	ldr	r0, [pc, #572]	@ (8001b7c <main+0x278>)
 8001940:	f7ff fe65 	bl	800160e <lcd_send_string>
  HAL_Delay(2000);
 8001944:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001948:	f000 fdda 	bl	8002500 <HAL_Delay>

  lcd_clear();
 800194c:	f7ff fdec 	bl	8001528 <lcd_clear>
  lcd_put_cur(0, 0);
 8001950:	2100      	movs	r1, #0
 8001952:	2000      	movs	r0, #0
 8001954:	f7ff fdff 	bl	8001556 <lcd_put_cur>
  lcd_send_string("Scan to open");
 8001958:	4889      	ldr	r0, [pc, #548]	@ (8001b80 <main+0x27c>)
 800195a:	f7ff fe58 	bl	800160e <lcd_send_string>
  lcd_put_cur(1, 0);
 800195e:	2100      	movs	r1, #0
 8001960:	2001      	movs	r0, #1
 8001962:	f7ff fdf8 	bl	8001556 <lcd_put_cur>
  lcd_send_string("Press A: In Pass");
 8001966:	4887      	ldr	r0, [pc, #540]	@ (8001b84 <main+0x280>)
 8001968:	f7ff fe51 	bl	800160e <lcd_send_string>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t mode = 0;  // 0=RFID, 1=Password
 800196c:	2300      	movs	r3, #0
 800196e:	75fb      	strb	r3, [r7, #23]
        char key;
        char correctPass[5] = "1234";
 8001970:	4b85      	ldr	r3, [pc, #532]	@ (8001b88 <main+0x284>)
 8001972:	60bb      	str	r3, [r7, #8]
 8001974:	2300      	movs	r3, #0
 8001976:	733b      	strb	r3, [r7, #12]
        char inputPass[5] = "";
 8001978:	463b      	mov	r3, r7
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	711a      	strb	r2, [r3, #4]
        uint8_t passIndex = 0;
 8001980:	2300      	movs	r3, #0
 8001982:	75bb      	strb	r3, [r7, #22]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	            /* ====== QUT PHM KEYPAD ====== */
	            key = Keypad_GetKey();
 8001984:	f7ff fe58 	bl	8001638 <Keypad_GetKey>
 8001988:	4603      	mov	r3, r0
 800198a:	73fb      	strb	r3, [r7, #15]
	            if (key != 0)
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	2b00      	cmp	r3, #0
 8001990:	f000 8085 	beq.w	8001a9e <main+0x19a>
	            {
	                HAL_Delay(120);
 8001994:	2078      	movs	r0, #120	@ 0x78
 8001996:	f000 fdb3 	bl	8002500 <HAL_Delay>

	                if (mode == 0)
 800199a:	7dfb      	ldrb	r3, [r7, #23]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d116      	bne.n	80019ce <main+0xca>
	                {
	                    if (key == 'A')
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	2b41      	cmp	r3, #65	@ 0x41
 80019a4:	d17b      	bne.n	8001a9e <main+0x19a>
	                    {
	                        mode = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
	                        passIndex = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	75bb      	strb	r3, [r7, #22]
	                        inputPass[0] = '\0';
 80019ae:	2300      	movs	r3, #0
 80019b0:	703b      	strb	r3, [r7, #0]

	                        lcd_clear();
 80019b2:	f7ff fdb9 	bl	8001528 <lcd_clear>
	                        lcd_put_cur(0, 0);
 80019b6:	2100      	movs	r1, #0
 80019b8:	2000      	movs	r0, #0
 80019ba:	f7ff fdcc 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Enter Pass");
 80019be:	4873      	ldr	r0, [pc, #460]	@ (8001b8c <main+0x288>)
 80019c0:	f7ff fe25 	bl	800160e <lcd_send_string>
	                        lcd_put_cur(1, 0);
 80019c4:	2100      	movs	r1, #0
 80019c6:	2001      	movs	r0, #1
 80019c8:	f7ff fdc5 	bl	8001556 <lcd_put_cur>
 80019cc:	e067      	b.n	8001a9e <main+0x19a>
	                    }
	                }

	                else if (mode == 1)
 80019ce:	7dfb      	ldrb	r3, [r7, #23]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d164      	bne.n	8001a9e <main+0x19a>
	                {
	                    if (key >= '0' && key <= '9')
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	2b2f      	cmp	r3, #47	@ 0x2f
 80019d8:	d961      	bls.n	8001a9e <main+0x19a>
 80019da:	7bfb      	ldrb	r3, [r7, #15]
 80019dc:	2b39      	cmp	r3, #57	@ 0x39
 80019de:	d85e      	bhi.n	8001a9e <main+0x19a>
	                    {
	                    	inputPass[passIndex++] = key;
 80019e0:	7dbb      	ldrb	r3, [r7, #22]
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	75ba      	strb	r2, [r7, #22]
 80019e6:	3318      	adds	r3, #24
 80019e8:	443b      	add	r3, r7
 80019ea:	7bfa      	ldrb	r2, [r7, #15]
 80019ec:	f803 2c18 	strb.w	r2, [r3, #-24]
	                    	inputPass[passIndex] = '\0';
 80019f0:	7dbb      	ldrb	r3, [r7, #22]
 80019f2:	3318      	adds	r3, #24
 80019f4:	443b      	add	r3, r7
 80019f6:	2200      	movs	r2, #0
 80019f8:	f803 2c18 	strb.w	r2, [r3, #-24]

	                    	lcd_put_cur(1, passIndex-1);
 80019fc:	7dbb      	ldrb	r3, [r7, #22]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	4619      	mov	r1, r3
 8001a02:	2001      	movs	r0, #1
 8001a04:	f7ff fda7 	bl	8001556 <lcd_put_cur>
	                    	lcd_send_string("*");
 8001a08:	4861      	ldr	r0, [pc, #388]	@ (8001b90 <main+0x28c>)
 8001a0a:	f7ff fe00 	bl	800160e <lcd_send_string>


	                        if (passIndex == 4)
 8001a0e:	7dbb      	ldrb	r3, [r7, #22]
 8001a10:	2b04      	cmp	r3, #4
 8001a12:	d144      	bne.n	8001a9e <main+0x19a>
	                        {
	                        	if (strcmp(inputPass, correctPass) == 0)
 8001a14:	f107 0208 	add.w	r2, r7, #8
 8001a18:	463b      	mov	r3, r7
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fbd7 	bl	80001d0 <strcmp>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d10d      	bne.n	8001a44 <main+0x140>
	                        	{
	                        	    lcd_clear();
 8001a28:	f7ff fd7e 	bl	8001528 <lcd_clear>
	                        	    lcd_put_cur(0, 0);
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f7ff fd91 	bl	8001556 <lcd_put_cur>
	                        	    lcd_send_string("Correct Pass");
 8001a34:	4857      	ldr	r0, [pc, #348]	@ (8001b94 <main+0x290>)
 8001a36:	f7ff fdea 	bl	800160e <lcd_send_string>
	                        	    Auto_Open_Door(&htim2, TIM_CHANNEL_1);
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	484e      	ldr	r0, [pc, #312]	@ (8001b78 <main+0x274>)
 8001a3e:	f7ff fec1 	bl	80017c4 <Auto_Open_Door>
 8001a42:	e016      	b.n	8001a72 <main+0x16e>
	                        	}

	                        	else
	                        	{
	                        	    lcd_clear();
 8001a44:	f7ff fd70 	bl	8001528 <lcd_clear>
	                        	    lcd_put_cur(0, 0);
 8001a48:	2100      	movs	r1, #0
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f7ff fd83 	bl	8001556 <lcd_put_cur>
	                        	    lcd_send_string("Wrong Pass");
 8001a50:	4851      	ldr	r0, [pc, #324]	@ (8001b98 <main+0x294>)
 8001a52:	f7ff fddc 	bl	800160e <lcd_send_string>

	                        	    for (int i = 0; i < 3; i++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	e007      	b.n	8001a6c <main+0x168>
	                        	    {
	                        	        Buzzer_Beep_Long();
 8001a5c:	f7ff ff3c 	bl	80018d8 <Buzzer_Beep_Long>
	                        	        HAL_Delay(150);
 8001a60:	2096      	movs	r0, #150	@ 0x96
 8001a62:	f000 fd4d 	bl	8002500 <HAL_Delay>
	                        	    for (int i = 0; i < 3; i++)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	ddf4      	ble.n	8001a5c <main+0x158>
	                        	    }
	                        	}

	                        	mode = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	75fb      	strb	r3, [r7, #23]
	                        	passIndex = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	75bb      	strb	r3, [r7, #22]
	                        	inputPass[0] = '\0';
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	703b      	strb	r3, [r7, #0]

	                        	lcd_clear();
 8001a7e:	f7ff fd53 	bl	8001528 <lcd_clear>
	                        	lcd_put_cur(0, 0);
 8001a82:	2100      	movs	r1, #0
 8001a84:	2000      	movs	r0, #0
 8001a86:	f7ff fd66 	bl	8001556 <lcd_put_cur>
	                        	lcd_send_string("Scan to open");
 8001a8a:	483d      	ldr	r0, [pc, #244]	@ (8001b80 <main+0x27c>)
 8001a8c:	f7ff fdbf 	bl	800160e <lcd_send_string>
	                        	lcd_put_cur(1, 0);
 8001a90:	2100      	movs	r1, #0
 8001a92:	2001      	movs	r0, #1
 8001a94:	f7ff fd5f 	bl	8001556 <lcd_put_cur>
	                        	lcd_send_string("Press A: In Pass");
 8001a98:	483a      	ldr	r0, [pc, #232]	@ (8001b84 <main+0x280>)
 8001a9a:	f7ff fdb8 	bl	800160e <lcd_send_string>
	                    }
	                }
	            }

	            /* ====== QUT TH RFID ====== */
	            if (mode == 0)
 8001a9e:	7dfb      	ldrb	r3, [r7, #23]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f47f af6f 	bne.w	8001984 <main+0x80>
	            {
	                status = MFRC522_Request(PICC_REQIDL, str);
 8001aa6:	493d      	ldr	r1, [pc, #244]	@ (8001b9c <main+0x298>)
 8001aa8:	2026      	movs	r0, #38	@ 0x26
 8001aaa:	f7ff fc7a 	bl	80013a2 <MFRC522_Request>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ba0 <main+0x29c>)
 8001ab4:	701a      	strb	r2, [r3, #0]
	                status = MFRC522_Anticoll(str);
 8001ab6:	4839      	ldr	r0, [pc, #228]	@ (8001b9c <main+0x298>)
 8001ab8:	f7ff fc98 	bl	80013ec <MFRC522_Anticoll>
 8001abc:	4603      	mov	r3, r0
 8001abe:	461a      	mov	r2, r3
 8001ac0:	4b37      	ldr	r3, [pc, #220]	@ (8001ba0 <main+0x29c>)
 8001ac2:	701a      	strb	r2, [r3, #0]

	                if (status == MI_OK)
 8001ac4:	4b36      	ldr	r3, [pc, #216]	@ (8001ba0 <main+0x29c>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f47f af5b 	bne.w	8001984 <main+0x80>
	                {
	                    memcpy(sNum, str, 5);
 8001ace:	4b35      	ldr	r3, [pc, #212]	@ (8001ba4 <main+0x2a0>)
 8001ad0:	4a32      	ldr	r2, [pc, #200]	@ (8001b9c <main+0x298>)
 8001ad2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ad6:	6018      	str	r0, [r3, #0]
 8001ad8:	3304      	adds	r3, #4
 8001ada:	7019      	strb	r1, [r3, #0]

	                    if (Check_Card_Access(str))
 8001adc:	482f      	ldr	r0, [pc, #188]	@ (8001b9c <main+0x298>)
 8001ade:	f7ff feab 	bl	8001838 <Check_Card_Access>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d01d      	beq.n	8001b24 <main+0x220>
	                    {
	                        lcd_clear();
 8001ae8:	f7ff fd1e 	bl	8001528 <lcd_clear>
	                        lcd_put_cur(0, 0);
 8001aec:	2100      	movs	r1, #0
 8001aee:	2000      	movs	r0, #0
 8001af0:	f7ff fd31 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Access Granted");
 8001af4:	482c      	ldr	r0, [pc, #176]	@ (8001ba8 <main+0x2a4>)
 8001af6:	f7ff fd8a 	bl	800160e <lcd_send_string>

	                        Auto_Open_Door(&htim2, TIM_CHANNEL_1);
 8001afa:	2100      	movs	r1, #0
 8001afc:	481e      	ldr	r0, [pc, #120]	@ (8001b78 <main+0x274>)
 8001afe:	f7ff fe61 	bl	80017c4 <Auto_Open_Door>

	                        lcd_clear();
 8001b02:	f7ff fd11 	bl	8001528 <lcd_clear>
	                        lcd_put_cur(0, 0);
 8001b06:	2100      	movs	r1, #0
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f7ff fd24 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Scan to open");
 8001b0e:	481c      	ldr	r0, [pc, #112]	@ (8001b80 <main+0x27c>)
 8001b10:	f7ff fd7d 	bl	800160e <lcd_send_string>
	                        lcd_put_cur(1, 0);
 8001b14:	2100      	movs	r1, #0
 8001b16:	2001      	movs	r0, #1
 8001b18:	f7ff fd1d 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Press A: In Pass");
 8001b1c:	4819      	ldr	r0, [pc, #100]	@ (8001b84 <main+0x280>)
 8001b1e:	f7ff fd76 	bl	800160e <lcd_send_string>
 8001b22:	e72f      	b.n	8001984 <main+0x80>
	                    }

	                    else
	                    {
	                        lcd_clear();
 8001b24:	f7ff fd00 	bl	8001528 <lcd_clear>
	                        lcd_put_cur(0, 0);
 8001b28:	2100      	movs	r1, #0
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f7ff fd13 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Access Denied");
 8001b30:	481e      	ldr	r0, [pc, #120]	@ (8001bac <main+0x2a8>)
 8001b32:	f7ff fd6c 	bl	800160e <lcd_send_string>
	                        lcd_put_cur(1, 0);
 8001b36:	2100      	movs	r1, #0
 8001b38:	2001      	movs	r0, #1
 8001b3a:	f7ff fd0c 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Try Again");
 8001b3e:	481c      	ldr	r0, [pc, #112]	@ (8001bb0 <main+0x2ac>)
 8001b40:	f7ff fd65 	bl	800160e <lcd_send_string>

	                        Buzzer_Beep_Long();
 8001b44:	f7ff fec8 	bl	80018d8 <Buzzer_Beep_Long>
	                        HAL_Delay(500);
 8001b48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b4c:	f000 fcd8 	bl	8002500 <HAL_Delay>
	                        Buzzer_Beep_Long();
 8001b50:	f7ff fec2 	bl	80018d8 <Buzzer_Beep_Long>

	                        lcd_clear();
 8001b54:	f7ff fce8 	bl	8001528 <lcd_clear>
	                        lcd_put_cur(0, 0);
 8001b58:	2100      	movs	r1, #0
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	f7ff fcfb 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Scan to open");
 8001b60:	4807      	ldr	r0, [pc, #28]	@ (8001b80 <main+0x27c>)
 8001b62:	f7ff fd54 	bl	800160e <lcd_send_string>
	                        lcd_put_cur(1, 0);
 8001b66:	2100      	movs	r1, #0
 8001b68:	2001      	movs	r0, #1
 8001b6a:	f7ff fcf4 	bl	8001556 <lcd_put_cur>
	                        lcd_send_string("Press A: In Pass");
 8001b6e:	4805      	ldr	r0, [pc, #20]	@ (8001b84 <main+0x280>)
 8001b70:	f7ff fd4d 	bl	800160e <lcd_send_string>
	            key = Keypad_GetKey();
 8001b74:	e706      	b.n	8001984 <main+0x80>
 8001b76:	bf00      	nop
 8001b78:	200002cc 	.word	0x200002cc
 8001b7c:	080096b8 	.word	0x080096b8
 8001b80:	080096c4 	.word	0x080096c4
 8001b84:	080096d4 	.word	0x080096d4
 8001b88:	34333231 	.word	0x34333231
 8001b8c:	080096e8 	.word	0x080096e8
 8001b90:	080096f4 	.word	0x080096f4
 8001b94:	080096f8 	.word	0x080096f8
 8001b98:	08009708 	.word	0x08009708
 8001b9c:	20000318 	.word	0x20000318
 8001ba0:	20000314 	.word	0x20000314
 8001ba4:	20000328 	.word	0x20000328
 8001ba8:	08009714 	.word	0x08009714
 8001bac:	08009724 	.word	0x08009724
 8001bb0:	08009734 	.word	0x08009734

08001bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b094      	sub	sp, #80	@ 0x50
 8001bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bba:	f107 0320 	add.w	r3, r7, #32
 8001bbe:	2230      	movs	r2, #48	@ 0x30
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f004 f97b 	bl	8005ebe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bc8:	f107 030c 	add.w	r3, r7, #12
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
 8001bdc:	4b28      	ldr	r3, [pc, #160]	@ (8001c80 <SystemClock_Config+0xcc>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be0:	4a27      	ldr	r2, [pc, #156]	@ (8001c80 <SystemClock_Config+0xcc>)
 8001be2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001be6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be8:	4b25      	ldr	r3, [pc, #148]	@ (8001c80 <SystemClock_Config+0xcc>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <SystemClock_Config+0xd0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a21      	ldr	r2, [pc, #132]	@ (8001c84 <SystemClock_Config+0xd0>)
 8001bfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b1f      	ldr	r3, [pc, #124]	@ (8001c84 <SystemClock_Config+0xd0>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c10:	2302      	movs	r3, #2
 8001c12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c14:	2301      	movs	r3, #1
 8001c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c18:	2310      	movs	r3, #16
 8001c1a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c20:	2300      	movs	r3, #0
 8001c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c24:	2308      	movs	r3, #8
 8001c26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c28:	23a8      	movs	r3, #168	@ 0xa8
 8001c2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c30:	2304      	movs	r3, #4
 8001c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c34:	f107 0320 	add.w	r3, r7, #32
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f001 fbd7 	bl	80033ec <HAL_RCC_OscConfig>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c44:	f000 f9a2 	bl	8001f8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c48:	230f      	movs	r3, #15
 8001c4a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001c50:	2380      	movs	r3, #128	@ 0x80
 8001c52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c54:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c60:	f107 030c 	add.w	r3, r7, #12
 8001c64:	2102      	movs	r1, #2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f001 fe38 	bl	80038dc <HAL_RCC_ClockConfig>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c72:	f000 f98b 	bl	8001f8c <Error_Handler>
  }
}
 8001c76:	bf00      	nop
 8001c78:	3750      	adds	r7, #80	@ 0x50
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40007000 	.word	0x40007000

08001c88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001c8e:	4a13      	ldr	r2, [pc, #76]	@ (8001cdc <MX_I2C1_Init+0x54>)
 8001c90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c92:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001c94:	4a12      	ldr	r2, [pc, #72]	@ (8001ce0 <MX_I2C1_Init+0x58>)
 8001c96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c98:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001ca6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001caa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cac:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cb8:	4b07      	ldr	r3, [pc, #28]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cbe:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cc4:	4804      	ldr	r0, [pc, #16]	@ (8001cd8 <MX_I2C1_Init+0x50>)
 8001cc6:	f000 fef3 	bl	8002ab0 <HAL_I2C_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cd0:	f000 f95c 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	20000220 	.word	0x20000220
 8001cdc:	40005400 	.word	0x40005400
 8001ce0:	000186a0 	.word	0x000186a0

08001ce4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ce8:	4b17      	ldr	r3, [pc, #92]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001cea:	4a18      	ldr	r2, [pc, #96]	@ (8001d4c <MX_SPI1_Init+0x68>)
 8001cec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cee:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001cf0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cf4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cf6:	4b14      	ldr	r3, [pc, #80]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cfc:	4b12      	ldr	r3, [pc, #72]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d02:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d14:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d18:	2210      	movs	r2, #16
 8001d1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d22:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d28:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d30:	220a      	movs	r2, #10
 8001d32:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d34:	4804      	ldr	r0, [pc, #16]	@ (8001d48 <MX_SPI1_Init+0x64>)
 8001d36:	f001 ff9d 	bl	8003c74 <HAL_SPI_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d40:	f000 f924 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000274 	.word	0x20000274
 8001d4c:	40013000 	.word	0x40013000

08001d50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08e      	sub	sp, #56	@ 0x38
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	f107 0320 	add.w	r3, r7, #32
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
 8001d7c:	615a      	str	r2, [r3, #20]
 8001d7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d80:	4b2d      	ldr	r3, [pc, #180]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001d82:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 199;
 8001d88:	4b2b      	ldr	r3, [pc, #172]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001d8a:	22c7      	movs	r2, #199	@ 0xc7
 8001d8c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8400-1;
 8001d94:	4b28      	ldr	r3, [pc, #160]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001d96:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001d9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9c:	4b26      	ldr	r3, [pc, #152]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da2:	4b25      	ldr	r3, [pc, #148]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001da8:	4823      	ldr	r0, [pc, #140]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001daa:	f002 fa71 	bl	8004290 <HAL_TIM_Base_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001db4:	f000 f8ea 	bl	8001f8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001db8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dbe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	481c      	ldr	r0, [pc, #112]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001dc6:	f002 fc95 	bl	80046f4 <HAL_TIM_ConfigClockSource>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001dd0:	f000 f8dc 	bl	8001f8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001dd4:	4818      	ldr	r0, [pc, #96]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001dd6:	f002 faaa 	bl	800432e <HAL_TIM_PWM_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001de0:	f000 f8d4 	bl	8001f8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dec:	f107 0320 	add.w	r3, r7, #32
 8001df0:	4619      	mov	r1, r3
 8001df2:	4811      	ldr	r0, [pc, #68]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001df4:	f003 f85c 	bl	8004eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001dfe:	f000 f8c5 	bl	8001f8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e02:	2360      	movs	r3, #96	@ 0x60
 8001e04:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	2200      	movs	r2, #0
 8001e16:	4619      	mov	r1, r3
 8001e18:	4807      	ldr	r0, [pc, #28]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001e1a:	f002 fba9 	bl	8004570 <HAL_TIM_PWM_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e24:	f000 f8b2 	bl	8001f8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e28:	4803      	ldr	r0, [pc, #12]	@ (8001e38 <MX_TIM2_Init+0xe8>)
 8001e2a:	f000 f98d 	bl	8002148 <HAL_TIM_MspPostInit>

}
 8001e2e:	bf00      	nop
 8001e30:	3738      	adds	r7, #56	@ 0x38
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200002cc 	.word	0x200002cc

08001e3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08a      	sub	sp, #40	@ 0x28
 8001e40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
 8001e50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	4b49      	ldr	r3, [pc, #292]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	4a48      	ldr	r2, [pc, #288]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e62:	4b46      	ldr	r3, [pc, #280]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	4b42      	ldr	r3, [pc, #264]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	4a41      	ldr	r2, [pc, #260]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a3a      	ldr	r2, [pc, #232]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e94:	f043 0302 	orr.w	r3, r3, #2
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b38      	ldr	r3, [pc, #224]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
 8001eaa:	4b34      	ldr	r3, [pc, #208]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	4a33      	ldr	r2, [pc, #204]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001eb0:	f043 0308 	orr.w	r3, r3, #8
 8001eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb6:	4b31      	ldr	r3, [pc, #196]	@ (8001f7c <MX_GPIO_Init+0x140>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	f003 0308 	and.w	r3, r3, #8
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_9, GPIO_PIN_RESET);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f44f 4184 	mov.w	r1, #16896	@ 0x4200
 8001ec8:	482d      	ldr	r0, [pc, #180]	@ (8001f80 <MX_GPIO_Init+0x144>)
 8001eca:	f000 fdd7 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ed4:	482b      	ldr	r0, [pc, #172]	@ (8001f84 <MX_GPIO_Init+0x148>)
 8001ed6:	f000 fdd1 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001eda:	2200      	movs	r2, #0
 8001edc:	21f0      	movs	r1, #240	@ 0xf0
 8001ede:	482a      	ldr	r0, [pc, #168]	@ (8001f88 <MX_GPIO_Init+0x14c>)
 8001ee0:	f000 fdcc 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB14 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8001ee4:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8001ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eea:	2301      	movs	r3, #1
 8001eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef6:	f107 0314 	add.w	r3, r7, #20
 8001efa:	4619      	mov	r1, r3
 8001efc:	4820      	ldr	r0, [pc, #128]	@ (8001f80 <MX_GPIO_Init+0x144>)
 8001efe:	f000 fc09 	bl	8002714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_8;
 8001f02:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001f06:	617b      	str	r3, [r7, #20]

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	4619      	mov	r1, r3
 8001f1a:	481a      	ldr	r0, [pc, #104]	@ (8001f84 <MX_GPIO_Init+0x148>)
 8001f1c:	f000 fbfa 	bl	8002714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001f20:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8001f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2e:	f107 0314 	add.w	r3, r7, #20
 8001f32:	4619      	mov	r1, r3
 8001f34:	4813      	ldr	r0, [pc, #76]	@ (8001f84 <MX_GPIO_Init+0x148>)
 8001f36:	f000 fbed 	bl	8002714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001f3a:	23f0      	movs	r3, #240	@ 0xf0
 8001f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2300      	movs	r3, #0
 8001f48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f4a:	f107 0314 	add.w	r3, r7, #20
 8001f4e:	4619      	mov	r1, r3
 8001f50:	480d      	ldr	r0, [pc, #52]	@ (8001f88 <MX_GPIO_Init+0x14c>)
 8001f52:	f000 fbdf 	bl	8002714 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Cu hnh Buzzer ti PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001f56:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f64:	2300      	movs	r3, #0
 8001f66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <MX_GPIO_Init+0x14c>)
 8001f70:	f000 fbd0 	bl	8002714 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f74:	bf00      	nop
 8001f76:	3728      	adds	r7, #40	@ 0x28
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	40020400 	.word	0x40020400
 8001f84:	40020000 	.word	0x40020000
 8001f88:	40020c00 	.word	0x40020c00

08001f8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f90:	b672      	cpsid	i
}
 8001f92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <Error_Handler+0x8>

08001f98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	4b10      	ldr	r3, [pc, #64]	@ (8001fe4 <HAL_MspInit+0x4c>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa6:	4a0f      	ldr	r2, [pc, #60]	@ (8001fe4 <HAL_MspInit+0x4c>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fae:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe4 <HAL_MspInit+0x4c>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	603b      	str	r3, [r7, #0]
 8001fbe:	4b09      	ldr	r3, [pc, #36]	@ (8001fe4 <HAL_MspInit+0x4c>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	4a08      	ldr	r2, [pc, #32]	@ (8001fe4 <HAL_MspInit+0x4c>)
 8001fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_MspInit+0x4c>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40023800 	.word	0x40023800

08001fe8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	@ 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a19      	ldr	r2, [pc, #100]	@ (800206c <HAL_I2C_MspInit+0x84>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d12b      	bne.n	8002062 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <HAL_I2C_MspInit+0x88>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	4a17      	ldr	r2, [pc, #92]	@ (8002070 <HAL_I2C_MspInit+0x88>)
 8002014:	f043 0302 	orr.w	r3, r3, #2
 8002018:	6313      	str	r3, [r2, #48]	@ 0x30
 800201a:	4b15      	ldr	r3, [pc, #84]	@ (8002070 <HAL_I2C_MspInit+0x88>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = False_Pin|FalseB7_Pin;
 8002026:	23c0      	movs	r3, #192	@ 0xc0
 8002028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800202a:	2312      	movs	r3, #18
 800202c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800202e:	2301      	movs	r3, #1
 8002030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002032:	2303      	movs	r3, #3
 8002034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002036:	2304      	movs	r3, #4
 8002038:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	4619      	mov	r1, r3
 8002040:	480c      	ldr	r0, [pc, #48]	@ (8002074 <HAL_I2C_MspInit+0x8c>)
 8002042:	f000 fb67 	bl	8002714 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <HAL_I2C_MspInit+0x88>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204e:	4a08      	ldr	r2, [pc, #32]	@ (8002070 <HAL_I2C_MspInit+0x88>)
 8002050:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002054:	6413      	str	r3, [r2, #64]	@ 0x40
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_I2C_MspInit+0x88>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002062:	bf00      	nop
 8002064:	3728      	adds	r7, #40	@ 0x28
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40005400 	.word	0x40005400
 8002070:	40023800 	.word	0x40023800
 8002074:	40020400 	.word	0x40020400

08002078 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b08a      	sub	sp, #40	@ 0x28
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a19      	ldr	r2, [pc, #100]	@ (80020fc <HAL_SPI_MspInit+0x84>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d12b      	bne.n	80020f2 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	4b18      	ldr	r3, [pc, #96]	@ (8002100 <HAL_SPI_MspInit+0x88>)
 80020a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a2:	4a17      	ldr	r2, [pc, #92]	@ (8002100 <HAL_SPI_MspInit+0x88>)
 80020a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020aa:	4b15      	ldr	r3, [pc, #84]	@ (8002100 <HAL_SPI_MspInit+0x88>)
 80020ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <HAL_SPI_MspInit+0x88>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	4a10      	ldr	r2, [pc, #64]	@ (8002100 <HAL_SPI_MspInit+0x88>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <HAL_SPI_MspInit+0x88>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80020d2:	23e0      	movs	r3, #224	@ 0xe0
 80020d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020de:	2303      	movs	r3, #3
 80020e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020e2:	2305      	movs	r3, #5
 80020e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	4619      	mov	r1, r3
 80020ec:	4805      	ldr	r0, [pc, #20]	@ (8002104 <HAL_SPI_MspInit+0x8c>)
 80020ee:	f000 fb11 	bl	8002714 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80020f2:	bf00      	nop
 80020f4:	3728      	adds	r7, #40	@ 0x28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40013000 	.word	0x40013000
 8002100:	40023800 	.word	0x40023800
 8002104:	40020000 	.word	0x40020000

08002108 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002118:	d10d      	bne.n	8002136 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_TIM_Base_MspInit+0x3c>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	4a08      	ldr	r2, [pc, #32]	@ (8002144 <HAL_TIM_Base_MspInit+0x3c>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <HAL_TIM_Base_MspInit+0x3c>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002136:	bf00      	nop
 8002138:	3714      	adds	r7, #20
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	40023800 	.word	0x40023800

08002148 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 030c 	add.w	r3, r7, #12
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002168:	d11d      	bne.n	80021a6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <HAL_TIM_MspPostInit+0x68>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	4a0f      	ldr	r2, [pc, #60]	@ (80021b0 <HAL_TIM_MspPostInit+0x68>)
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	6313      	str	r3, [r2, #48]	@ 0x30
 800217a:	4b0d      	ldr	r3, [pc, #52]	@ (80021b0 <HAL_TIM_MspPostInit+0x68>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002186:	2301      	movs	r3, #1
 8002188:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218a:	2302      	movs	r3, #2
 800218c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002192:	2300      	movs	r3, #0
 8002194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002196:	2301      	movs	r3, #1
 8002198:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	4619      	mov	r1, r3
 80021a0:	4804      	ldr	r0, [pc, #16]	@ (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 80021a2:	f000 fab7 	bl	8002714 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021a6:	bf00      	nop
 80021a8:	3720      	adds	r7, #32
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000

080021b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <NMI_Handler+0x4>

080021c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <HardFault_Handler+0x4>

080021c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <MemManage_Handler+0x4>

080021d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <BusFault_Handler+0x4>

080021d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <UsageFault_Handler+0x4>

080021e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ee:	b480      	push	{r7}
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800220e:	f000 f957 	bl	80024c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}

08002216 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002216:	b480      	push	{r7}
 8002218:	af00      	add	r7, sp, #0
  return 1;
 800221a:	2301      	movs	r3, #1
}
 800221c:	4618      	mov	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <_kill>:

int _kill(int pid, int sig)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002230:	f003 fe98 	bl	8005f64 <__errno>
 8002234:	4603      	mov	r3, r0
 8002236:	2216      	movs	r2, #22
 8002238:	601a      	str	r2, [r3, #0]
  return -1;
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <_exit>:

void _exit (int status)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800224e:	f04f 31ff 	mov.w	r1, #4294967295
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ffe7 	bl	8002226 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <_exit+0x12>

0800225c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	e00a      	b.n	8002284 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800226e:	f3af 8000 	nop.w
 8002272:	4601      	mov	r1, r0
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	60ba      	str	r2, [r7, #8]
 800227a:	b2ca      	uxtb	r2, r1
 800227c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	3301      	adds	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	429a      	cmp	r2, r3
 800228a:	dbf0      	blt.n	800226e <_read+0x12>
  }

  return len;
 800228c:	687b      	ldr	r3, [r7, #4]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
 80022a6:	e009      	b.n	80022bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	1c5a      	adds	r2, r3, #1
 80022ac:	60ba      	str	r2, [r7, #8]
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	3301      	adds	r3, #1
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	dbf1      	blt.n	80022a8 <_write+0x12>
  }
  return len;
 80022c4:	687b      	ldr	r3, [r7, #4]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3718      	adds	r7, #24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <_close>:

int _close(int file)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022f6:	605a      	str	r2, [r3, #4]
  return 0;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <_isatty>:

int _isatty(int file)
{
 8002306:	b480      	push	{r7}
 8002308:	b083      	sub	sp, #12
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800230e:	2301      	movs	r3, #1
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
	...

08002338 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002340:	4a14      	ldr	r2, [pc, #80]	@ (8002394 <_sbrk+0x5c>)
 8002342:	4b15      	ldr	r3, [pc, #84]	@ (8002398 <_sbrk+0x60>)
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <_sbrk+0x64>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d102      	bne.n	800235a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002354:	4b11      	ldr	r3, [pc, #68]	@ (800239c <_sbrk+0x64>)
 8002356:	4a12      	ldr	r2, [pc, #72]	@ (80023a0 <_sbrk+0x68>)
 8002358:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <_sbrk+0x64>)
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4413      	add	r3, r2
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	429a      	cmp	r2, r3
 8002366:	d207      	bcs.n	8002378 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002368:	f003 fdfc 	bl	8005f64 <__errno>
 800236c:	4603      	mov	r3, r0
 800236e:	220c      	movs	r2, #12
 8002370:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
 8002376:	e009      	b.n	800238c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002378:	4b08      	ldr	r3, [pc, #32]	@ (800239c <_sbrk+0x64>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800237e:	4b07      	ldr	r3, [pc, #28]	@ (800239c <_sbrk+0x64>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4413      	add	r3, r2
 8002386:	4a05      	ldr	r2, [pc, #20]	@ (800239c <_sbrk+0x64>)
 8002388:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800238a:	68fb      	ldr	r3, [r7, #12]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3718      	adds	r7, #24
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20020000 	.word	0x20020000
 8002398:	00000400 	.word	0x00000400
 800239c:	20000330 	.word	0x20000330
 80023a0:	20000488 	.word	0x20000488

080023a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023a8:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <SystemInit+0x20>)
 80023aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ae:	4a05      	ldr	r2, [pc, #20]	@ (80023c4 <SystemInit+0x20>)
 80023b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	e000ed00 	.word	0xe000ed00

080023c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80023c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002400 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023cc:	f7ff ffea 	bl	80023a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023d0:	480c      	ldr	r0, [pc, #48]	@ (8002404 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023d2:	490d      	ldr	r1, [pc, #52]	@ (8002408 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023d4:	4a0d      	ldr	r2, [pc, #52]	@ (800240c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d8:	e002      	b.n	80023e0 <LoopCopyDataInit>

080023da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023de:	3304      	adds	r3, #4

080023e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023e4:	d3f9      	bcc.n	80023da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002410 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002414 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023ec:	e001      	b.n	80023f2 <LoopFillZerobss>

080023ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023f0:	3204      	adds	r2, #4

080023f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023f4:	d3fb      	bcc.n	80023ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023f6:	f003 fdbb 	bl	8005f70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023fa:	f7ff fa83 	bl	8001904 <main>
  bx  lr    
 80023fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002400:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002404:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002408:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 800240c:	08009c04 	.word	0x08009c04
  ldr r2, =_sbss
 8002410:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8002414:	20000484 	.word	0x20000484

08002418 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002418:	e7fe      	b.n	8002418 <ADC_IRQHandler>
	...

0800241c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002420:	4b0e      	ldr	r3, [pc, #56]	@ (800245c <HAL_Init+0x40>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a0d      	ldr	r2, [pc, #52]	@ (800245c <HAL_Init+0x40>)
 8002426:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800242c:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <HAL_Init+0x40>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <HAL_Init+0x40>)
 8002432:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002436:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <HAL_Init+0x40>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a07      	ldr	r2, [pc, #28]	@ (800245c <HAL_Init+0x40>)
 800243e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002442:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002444:	2003      	movs	r0, #3
 8002446:	f000 f931 	bl	80026ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800244a:	200f      	movs	r0, #15
 800244c:	f000 f808 	bl	8002460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002450:	f7ff fda2 	bl	8001f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023c00 	.word	0x40023c00

08002460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002468:	4b12      	ldr	r3, [pc, #72]	@ (80024b4 <HAL_InitTick+0x54>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	4b12      	ldr	r3, [pc, #72]	@ (80024b8 <HAL_InitTick+0x58>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	4619      	mov	r1, r3
 8002472:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002476:	fbb3 f3f1 	udiv	r3, r3, r1
 800247a:	fbb2 f3f3 	udiv	r3, r2, r3
 800247e:	4618      	mov	r0, r3
 8002480:	f000 f93b 	bl	80026fa <HAL_SYSTICK_Config>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e00e      	b.n	80024ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b0f      	cmp	r3, #15
 8002492:	d80a      	bhi.n	80024aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002494:	2200      	movs	r2, #0
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f000 f911 	bl	80026c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024a0:	4a06      	ldr	r2, [pc, #24]	@ (80024bc <HAL_InitTick+0x5c>)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
 80024a8:	e000      	b.n	80024ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20000030 	.word	0x20000030
 80024b8:	20000038 	.word	0x20000038
 80024bc:	20000034 	.word	0x20000034

080024c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024c4:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <HAL_IncTick+0x20>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	461a      	mov	r2, r3
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_IncTick+0x24>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4413      	add	r3, r2
 80024d0:	4a04      	ldr	r2, [pc, #16]	@ (80024e4 <HAL_IncTick+0x24>)
 80024d2:	6013      	str	r3, [r2, #0]
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000038 	.word	0x20000038
 80024e4:	20000334 	.word	0x20000334

080024e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return uwTick;
 80024ec:	4b03      	ldr	r3, [pc, #12]	@ (80024fc <HAL_GetTick+0x14>)
 80024ee:	681b      	ldr	r3, [r3, #0]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	20000334 	.word	0x20000334

08002500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002508:	f7ff ffee 	bl	80024e8 <HAL_GetTick>
 800250c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002518:	d005      	beq.n	8002526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800251a:	4b0a      	ldr	r3, [pc, #40]	@ (8002544 <HAL_Delay+0x44>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4413      	add	r3, r2
 8002524:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002526:	bf00      	nop
 8002528:	f7ff ffde 	bl	80024e8 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	429a      	cmp	r2, r3
 8002536:	d8f7      	bhi.n	8002528 <HAL_Delay+0x28>
  {
  }
}
 8002538:	bf00      	nop
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000038 	.word	0x20000038

08002548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002558:	4b0c      	ldr	r3, [pc, #48]	@ (800258c <__NVIC_SetPriorityGrouping+0x44>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255e:	68ba      	ldr	r2, [r7, #8]
 8002560:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002564:	4013      	ands	r3, r2
 8002566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002570:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257a:	4a04      	ldr	r2, [pc, #16]	@ (800258c <__NVIC_SetPriorityGrouping+0x44>)
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	60d3      	str	r3, [r2, #12]
}
 8002580:	bf00      	nop
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002594:	4b04      	ldr	r3, [pc, #16]	@ (80025a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	0a1b      	lsrs	r3, r3, #8
 800259a:	f003 0307 	and.w	r3, r3, #7
}
 800259e:	4618      	mov	r0, r3
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	6039      	str	r1, [r7, #0]
 80025b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	db0a      	blt.n	80025d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	490c      	ldr	r1, [pc, #48]	@ (80025f8 <__NVIC_SetPriority+0x4c>)
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	0112      	lsls	r2, r2, #4
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	440b      	add	r3, r1
 80025d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025d4:	e00a      	b.n	80025ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	4908      	ldr	r1, [pc, #32]	@ (80025fc <__NVIC_SetPriority+0x50>)
 80025dc:	79fb      	ldrb	r3, [r7, #7]
 80025de:	f003 030f 	and.w	r3, r3, #15
 80025e2:	3b04      	subs	r3, #4
 80025e4:	0112      	lsls	r2, r2, #4
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	440b      	add	r3, r1
 80025ea:	761a      	strb	r2, [r3, #24]
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	e000e100 	.word	0xe000e100
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002600:	b480      	push	{r7}
 8002602:	b089      	sub	sp, #36	@ 0x24
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	f1c3 0307 	rsb	r3, r3, #7
 800261a:	2b04      	cmp	r3, #4
 800261c:	bf28      	it	cs
 800261e:	2304      	movcs	r3, #4
 8002620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3304      	adds	r3, #4
 8002626:	2b06      	cmp	r3, #6
 8002628:	d902      	bls.n	8002630 <NVIC_EncodePriority+0x30>
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	3b03      	subs	r3, #3
 800262e:	e000      	b.n	8002632 <NVIC_EncodePriority+0x32>
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002634:	f04f 32ff 	mov.w	r2, #4294967295
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43da      	mvns	r2, r3
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	401a      	ands	r2, r3
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002648:	f04f 31ff 	mov.w	r1, #4294967295
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
 8002652:	43d9      	mvns	r1, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002658:	4313      	orrs	r3, r2
         );
}
 800265a:	4618      	mov	r0, r3
 800265c:	3724      	adds	r7, #36	@ 0x24
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
	...

08002668 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002678:	d301      	bcc.n	800267e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800267a:	2301      	movs	r3, #1
 800267c:	e00f      	b.n	800269e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800267e:	4a0a      	ldr	r2, [pc, #40]	@ (80026a8 <SysTick_Config+0x40>)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3b01      	subs	r3, #1
 8002684:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002686:	210f      	movs	r1, #15
 8002688:	f04f 30ff 	mov.w	r0, #4294967295
 800268c:	f7ff ff8e 	bl	80025ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002690:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <SysTick_Config+0x40>)
 8002692:	2200      	movs	r2, #0
 8002694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002696:	4b04      	ldr	r3, [pc, #16]	@ (80026a8 <SysTick_Config+0x40>)
 8002698:	2207      	movs	r2, #7
 800269a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	e000e010 	.word	0xe000e010

080026ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f7ff ff47 	bl	8002548 <__NVIC_SetPriorityGrouping>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	4603      	mov	r3, r0
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
 80026ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026d4:	f7ff ff5c 	bl	8002590 <__NVIC_GetPriorityGrouping>
 80026d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	68b9      	ldr	r1, [r7, #8]
 80026de:	6978      	ldr	r0, [r7, #20]
 80026e0:	f7ff ff8e 	bl	8002600 <NVIC_EncodePriority>
 80026e4:	4602      	mov	r2, r0
 80026e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ea:	4611      	mov	r1, r2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff ff5d 	bl	80025ac <__NVIC_SetPriority>
}
 80026f2:	bf00      	nop
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7ff ffb0 	bl	8002668 <SysTick_Config>
 8002708:	4603      	mov	r3, r0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
	...

08002714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002722:	2300      	movs	r3, #0
 8002724:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002726:	2300      	movs	r3, #0
 8002728:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800272a:	2300      	movs	r3, #0
 800272c:	61fb      	str	r3, [r7, #28]
 800272e:	e16b      	b.n	8002a08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002730:	2201      	movs	r2, #1
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	4013      	ands	r3, r2
 8002742:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	429a      	cmp	r2, r3
 800274a:	f040 815a 	bne.w	8002a02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	2b01      	cmp	r3, #1
 8002758:	d005      	beq.n	8002766 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002762:	2b02      	cmp	r3, #2
 8002764:	d130      	bne.n	80027c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	2203      	movs	r2, #3
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4013      	ands	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800279c:	2201      	movs	r2, #1
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	091b      	lsrs	r3, r3, #4
 80027b2:	f003 0201 	and.w	r2, r3, #1
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0303 	and.w	r3, r3, #3
 80027d0:	2b03      	cmp	r3, #3
 80027d2:	d017      	beq.n	8002804 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	2203      	movs	r2, #3
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d123      	bne.n	8002858 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	08da      	lsrs	r2, r3, #3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3208      	adds	r2, #8
 8002818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	220f      	movs	r2, #15
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4013      	ands	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	08da      	lsrs	r2, r3, #3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3208      	adds	r2, #8
 8002852:	69b9      	ldr	r1, [r7, #24]
 8002854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	2203      	movs	r2, #3
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4013      	ands	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f003 0203 	and.w	r2, r3, #3
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 80b4 	beq.w	8002a02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b60      	ldr	r3, [pc, #384]	@ (8002a20 <HAL_GPIO_Init+0x30c>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a2:	4a5f      	ldr	r2, [pc, #380]	@ (8002a20 <HAL_GPIO_Init+0x30c>)
 80028a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002a20 <HAL_GPIO_Init+0x30c>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028b6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a24 <HAL_GPIO_Init+0x310>)
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	089b      	lsrs	r3, r3, #2
 80028bc:	3302      	adds	r3, #2
 80028be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f003 0303 	and.w	r3, r3, #3
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	220f      	movs	r2, #15
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a52      	ldr	r2, [pc, #328]	@ (8002a28 <HAL_GPIO_Init+0x314>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d02b      	beq.n	800293a <HAL_GPIO_Init+0x226>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a51      	ldr	r2, [pc, #324]	@ (8002a2c <HAL_GPIO_Init+0x318>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d025      	beq.n	8002936 <HAL_GPIO_Init+0x222>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a50      	ldr	r2, [pc, #320]	@ (8002a30 <HAL_GPIO_Init+0x31c>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d01f      	beq.n	8002932 <HAL_GPIO_Init+0x21e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002a34 <HAL_GPIO_Init+0x320>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d019      	beq.n	800292e <HAL_GPIO_Init+0x21a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a4e      	ldr	r2, [pc, #312]	@ (8002a38 <HAL_GPIO_Init+0x324>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_GPIO_Init+0x216>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a4d      	ldr	r2, [pc, #308]	@ (8002a3c <HAL_GPIO_Init+0x328>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d00d      	beq.n	8002926 <HAL_GPIO_Init+0x212>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a4c      	ldr	r2, [pc, #304]	@ (8002a40 <HAL_GPIO_Init+0x32c>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d007      	beq.n	8002922 <HAL_GPIO_Init+0x20e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a4b      	ldr	r2, [pc, #300]	@ (8002a44 <HAL_GPIO_Init+0x330>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d101      	bne.n	800291e <HAL_GPIO_Init+0x20a>
 800291a:	2307      	movs	r3, #7
 800291c:	e00e      	b.n	800293c <HAL_GPIO_Init+0x228>
 800291e:	2308      	movs	r3, #8
 8002920:	e00c      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002922:	2306      	movs	r3, #6
 8002924:	e00a      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002926:	2305      	movs	r3, #5
 8002928:	e008      	b.n	800293c <HAL_GPIO_Init+0x228>
 800292a:	2304      	movs	r3, #4
 800292c:	e006      	b.n	800293c <HAL_GPIO_Init+0x228>
 800292e:	2303      	movs	r3, #3
 8002930:	e004      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002932:	2302      	movs	r3, #2
 8002934:	e002      	b.n	800293c <HAL_GPIO_Init+0x228>
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <HAL_GPIO_Init+0x228>
 800293a:	2300      	movs	r3, #0
 800293c:	69fa      	ldr	r2, [r7, #28]
 800293e:	f002 0203 	and.w	r2, r2, #3
 8002942:	0092      	lsls	r2, r2, #2
 8002944:	4093      	lsls	r3, r2
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800294c:	4935      	ldr	r1, [pc, #212]	@ (8002a24 <HAL_GPIO_Init+0x310>)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	089b      	lsrs	r3, r3, #2
 8002952:	3302      	adds	r3, #2
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800295a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	43db      	mvns	r3, r3
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4013      	ands	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800297e:	4a32      	ldr	r2, [pc, #200]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002984:	4b30      	ldr	r3, [pc, #192]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d003      	beq.n	80029a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029a8:	4a27      	ldr	r2, [pc, #156]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029ae:	4b26      	ldr	r3, [pc, #152]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	43db      	mvns	r3, r3
 80029b8:	69ba      	ldr	r2, [r7, #24]
 80029ba:	4013      	ands	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029d2:	4a1d      	ldr	r2, [pc, #116]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029fc:	4a12      	ldr	r2, [pc, #72]	@ (8002a48 <HAL_GPIO_Init+0x334>)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3301      	adds	r3, #1
 8002a06:	61fb      	str	r3, [r7, #28]
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	2b0f      	cmp	r3, #15
 8002a0c:	f67f ae90 	bls.w	8002730 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	3724      	adds	r7, #36	@ 0x24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40023800 	.word	0x40023800
 8002a24:	40013800 	.word	0x40013800
 8002a28:	40020000 	.word	0x40020000
 8002a2c:	40020400 	.word	0x40020400
 8002a30:	40020800 	.word	0x40020800
 8002a34:	40020c00 	.word	0x40020c00
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40021400 	.word	0x40021400
 8002a40:	40021800 	.word	0x40021800
 8002a44:	40021c00 	.word	0x40021c00
 8002a48:	40013c00 	.word	0x40013c00

08002a4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	460b      	mov	r3, r1
 8002a56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	887b      	ldrh	r3, [r7, #2]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d002      	beq.n	8002a6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
 8002a68:	e001      	b.n	8002a6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	807b      	strh	r3, [r7, #2]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a8c:	787b      	ldrb	r3, [r7, #1]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a92:	887a      	ldrh	r2, [r7, #2]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a98:	e003      	b.n	8002aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a9a:	887b      	ldrh	r3, [r7, #2]
 8002a9c:	041a      	lsls	r2, r3, #16
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	619a      	str	r2, [r3, #24]
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e12b      	b.n	8002d1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d106      	bne.n	8002adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f7ff fa86 	bl	8001fe8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2224      	movs	r2, #36	@ 0x24
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 0201 	bic.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b14:	f001 f89a 	bl	8003c4c <HAL_RCC_GetPCLK1Freq>
 8002b18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	4a81      	ldr	r2, [pc, #516]	@ (8002d24 <HAL_I2C_Init+0x274>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d807      	bhi.n	8002b34 <HAL_I2C_Init+0x84>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	4a80      	ldr	r2, [pc, #512]	@ (8002d28 <HAL_I2C_Init+0x278>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	bf94      	ite	ls
 8002b2c:	2301      	movls	r3, #1
 8002b2e:	2300      	movhi	r3, #0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	e006      	b.n	8002b42 <HAL_I2C_Init+0x92>
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4a7d      	ldr	r2, [pc, #500]	@ (8002d2c <HAL_I2C_Init+0x27c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	bf94      	ite	ls
 8002b3c:	2301      	movls	r3, #1
 8002b3e:	2300      	movhi	r3, #0
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e0e7      	b.n	8002d1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	4a78      	ldr	r2, [pc, #480]	@ (8002d30 <HAL_I2C_Init+0x280>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	0c9b      	lsrs	r3, r3, #18
 8002b54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4a6a      	ldr	r2, [pc, #424]	@ (8002d24 <HAL_I2C_Init+0x274>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d802      	bhi.n	8002b84 <HAL_I2C_Init+0xd4>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	3301      	adds	r3, #1
 8002b82:	e009      	b.n	8002b98 <HAL_I2C_Init+0xe8>
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b8a:	fb02 f303 	mul.w	r3, r2, r3
 8002b8e:	4a69      	ldr	r2, [pc, #420]	@ (8002d34 <HAL_I2C_Init+0x284>)
 8002b90:	fba2 2303 	umull	r2, r3, r2, r3
 8002b94:	099b      	lsrs	r3, r3, #6
 8002b96:	3301      	adds	r3, #1
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002baa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	495c      	ldr	r1, [pc, #368]	@ (8002d24 <HAL_I2C_Init+0x274>)
 8002bb4:	428b      	cmp	r3, r1
 8002bb6:	d819      	bhi.n	8002bec <HAL_I2C_Init+0x13c>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	1e59      	subs	r1, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bc6:	1c59      	adds	r1, r3, #1
 8002bc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002bcc:	400b      	ands	r3, r1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00a      	beq.n	8002be8 <HAL_I2C_Init+0x138>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1e59      	subs	r1, r3, #1
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002be0:	3301      	adds	r3, #1
 8002be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be6:	e051      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002be8:	2304      	movs	r3, #4
 8002bea:	e04f      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d111      	bne.n	8002c18 <HAL_I2C_Init+0x168>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1e58      	subs	r0, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6859      	ldr	r1, [r3, #4]
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	440b      	add	r3, r1
 8002c02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c06:	3301      	adds	r3, #1
 8002c08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	bf0c      	ite	eq
 8002c10:	2301      	moveq	r3, #1
 8002c12:	2300      	movne	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	e012      	b.n	8002c3e <HAL_I2C_Init+0x18e>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	1e58      	subs	r0, r3, #1
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6859      	ldr	r1, [r3, #4]
 8002c20:	460b      	mov	r3, r1
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	0099      	lsls	r1, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c2e:	3301      	adds	r3, #1
 8002c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_I2C_Init+0x196>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e022      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10e      	bne.n	8002c6c <HAL_I2C_Init+0x1bc>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	1e58      	subs	r0, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6859      	ldr	r1, [r3, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	440b      	add	r3, r1
 8002c5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c60:	3301      	adds	r3, #1
 8002c62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c6a:	e00f      	b.n	8002c8c <HAL_I2C_Init+0x1dc>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e58      	subs	r0, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	0099      	lsls	r1, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c82:	3301      	adds	r3, #1
 8002c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	6809      	ldr	r1, [r1, #0]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69da      	ldr	r2, [r3, #28]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a1b      	ldr	r3, [r3, #32]
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6911      	ldr	r1, [r2, #16]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68d2      	ldr	r2, [r2, #12]
 8002cc6:	4311      	orrs	r1, r2
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2220      	movs	r2, #32
 8002d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	000186a0 	.word	0x000186a0
 8002d28:	001e847f 	.word	0x001e847f
 8002d2c:	003d08ff 	.word	0x003d08ff
 8002d30:	431bde83 	.word	0x431bde83
 8002d34:	10624dd3 	.word	0x10624dd3

08002d38 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	607a      	str	r2, [r7, #4]
 8002d42:	461a      	mov	r2, r3
 8002d44:	460b      	mov	r3, r1
 8002d46:	817b      	strh	r3, [r7, #10]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d4c:	f7ff fbcc 	bl	80024e8 <HAL_GetTick>
 8002d50:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b20      	cmp	r3, #32
 8002d5c:	f040 80e0 	bne.w	8002f20 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	2319      	movs	r3, #25
 8002d66:	2201      	movs	r2, #1
 8002d68:	4970      	ldr	r1, [pc, #448]	@ (8002f2c <HAL_I2C_Master_Transmit+0x1f4>)
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f964 	bl	8003038 <I2C_WaitOnFlagUntilTimeout>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d76:	2302      	movs	r3, #2
 8002d78:	e0d3      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_I2C_Master_Transmit+0x50>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e0cc      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d007      	beq.n	8002dae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f042 0201 	orr.w	r2, r2, #1
 8002dac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dbc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2221      	movs	r2, #33	@ 0x21
 8002dc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2210      	movs	r2, #16
 8002dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	893a      	ldrh	r2, [r7, #8]
 8002dde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4a50      	ldr	r2, [pc, #320]	@ (8002f30 <HAL_I2C_Master_Transmit+0x1f8>)
 8002dee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002df0:	8979      	ldrh	r1, [r7, #10]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	6a3a      	ldr	r2, [r7, #32]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f89c 	bl	8002f34 <I2C_MasterRequestWrite>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e08d      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	695b      	ldr	r3, [r3, #20]
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	613b      	str	r3, [r7, #16]
 8002e1a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e1c:	e066      	b.n	8002eec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	6a39      	ldr	r1, [r7, #32]
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 fa22 	bl	800326c <I2C_WaitOnTXEFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00d      	beq.n	8002e4a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	2b04      	cmp	r3, #4
 8002e34:	d107      	bne.n	8002e46 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e44:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e06b      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	781a      	ldrb	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695b      	ldr	r3, [r3, #20]
 8002e80:	f003 0304 	and.w	r3, r3, #4
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	d11b      	bne.n	8002ec0 <HAL_I2C_Master_Transmit+0x188>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d017      	beq.n	8002ec0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e94:	781a      	ldrb	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec0:	697a      	ldr	r2, [r7, #20]
 8002ec2:	6a39      	ldr	r1, [r7, #32]
 8002ec4:	68f8      	ldr	r0, [r7, #12]
 8002ec6:	f000 fa19 	bl	80032fc <I2C_WaitOnBTFFlagUntilTimeout>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00d      	beq.n	8002eec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	d107      	bne.n	8002ee8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e01a      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d194      	bne.n	8002e1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e000      	b.n	8002f22 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f20:	2302      	movs	r3, #2
  }
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	00100002 	.word	0x00100002
 8002f30:	ffff0000 	.word	0xffff0000

08002f34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af02      	add	r7, sp, #8
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	607a      	str	r2, [r7, #4]
 8002f3e:	603b      	str	r3, [r7, #0]
 8002f40:	460b      	mov	r3, r1
 8002f42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d006      	beq.n	8002f5e <I2C_MasterRequestWrite+0x2a>
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d003      	beq.n	8002f5e <I2C_MasterRequestWrite+0x2a>
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f5c:	d108      	bne.n	8002f70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e00b      	b.n	8002f88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f74:	2b12      	cmp	r3, #18
 8002f76:	d107      	bne.n	8002f88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f84f 	bl	8003038 <I2C_WaitOnFlagUntilTimeout>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00d      	beq.n	8002fbc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002faa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fae:	d103      	bne.n	8002fb8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e035      	b.n	8003028 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fc4:	d108      	bne.n	8002fd8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fc6:	897b      	ldrh	r3, [r7, #10]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fd4:	611a      	str	r2, [r3, #16]
 8002fd6:	e01b      	b.n	8003010 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fd8:	897b      	ldrh	r3, [r7, #10]
 8002fda:	11db      	asrs	r3, r3, #7
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	f003 0306 	and.w	r3, r3, #6
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	f063 030f 	orn	r3, r3, #15
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	490e      	ldr	r1, [pc, #56]	@ (8003030 <I2C_MasterRequestWrite+0xfc>)
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f898 	bl	800312c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e010      	b.n	8003028 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003006:	897b      	ldrh	r3, [r7, #10]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	4907      	ldr	r1, [pc, #28]	@ (8003034 <I2C_MasterRequestWrite+0x100>)
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 f888 	bl	800312c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e000      	b.n	8003028 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	00010008 	.word	0x00010008
 8003034:	00010002 	.word	0x00010002

08003038 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	4613      	mov	r3, r2
 8003046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003048:	e048      	b.n	80030dc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003050:	d044      	beq.n	80030dc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003052:	f7ff fa49 	bl	80024e8 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d302      	bcc.n	8003068 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d139      	bne.n	80030dc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	0c1b      	lsrs	r3, r3, #16
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b01      	cmp	r3, #1
 8003070:	d10d      	bne.n	800308e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695b      	ldr	r3, [r3, #20]
 8003078:	43da      	mvns	r2, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	4013      	ands	r3, r2
 800307e:	b29b      	uxth	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	bf0c      	ite	eq
 8003084:	2301      	moveq	r3, #1
 8003086:	2300      	movne	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	461a      	mov	r2, r3
 800308c:	e00c      	b.n	80030a8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	43da      	mvns	r2, r3
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	4013      	ands	r3, r2
 800309a:	b29b      	uxth	r3, r3
 800309c:	2b00      	cmp	r3, #0
 800309e:	bf0c      	ite	eq
 80030a0:	2301      	moveq	r3, #1
 80030a2:	2300      	movne	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	461a      	mov	r2, r3
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d116      	bne.n	80030dc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f043 0220 	orr.w	r2, r3, #32
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e023      	b.n	8003124 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	0c1b      	lsrs	r3, r3, #16
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d10d      	bne.n	8003102 <I2C_WaitOnFlagUntilTimeout+0xca>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	695b      	ldr	r3, [r3, #20]
 80030ec:	43da      	mvns	r2, r3
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	4013      	ands	r3, r2
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	bf0c      	ite	eq
 80030f8:	2301      	moveq	r3, #1
 80030fa:	2300      	movne	r3, #0
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	461a      	mov	r2, r3
 8003100:	e00c      	b.n	800311c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	43da      	mvns	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4013      	ands	r3, r2
 800310e:	b29b      	uxth	r3, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	bf0c      	ite	eq
 8003114:	2301      	moveq	r3, #1
 8003116:	2300      	movne	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	461a      	mov	r2, r3
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	429a      	cmp	r2, r3
 8003120:	d093      	beq.n	800304a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800313a:	e071      	b.n	8003220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800314a:	d123      	bne.n	8003194 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003164:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2220      	movs	r2, #32
 8003170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	f043 0204 	orr.w	r2, r3, #4
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e067      	b.n	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800319a:	d041      	beq.n	8003220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800319c:	f7ff f9a4 	bl	80024e8 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d302      	bcc.n	80031b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d136      	bne.n	8003220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	0c1b      	lsrs	r3, r3, #16
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d10c      	bne.n	80031d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	43da      	mvns	r2, r3
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	4013      	ands	r3, r2
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	bf14      	ite	ne
 80031ce:	2301      	movne	r3, #1
 80031d0:	2300      	moveq	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	e00b      	b.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	43da      	mvns	r2, r3
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	4013      	ands	r3, r2
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	bf14      	ite	ne
 80031e8:	2301      	movne	r3, #1
 80031ea:	2300      	moveq	r3, #0
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d016      	beq.n	8003220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2220      	movs	r2, #32
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	f043 0220 	orr.w	r2, r3, #32
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e021      	b.n	8003264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	0c1b      	lsrs	r3, r3, #16
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b01      	cmp	r3, #1
 8003228:	d10c      	bne.n	8003244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	43da      	mvns	r2, r3
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	4013      	ands	r3, r2
 8003236:	b29b      	uxth	r3, r3
 8003238:	2b00      	cmp	r3, #0
 800323a:	bf14      	ite	ne
 800323c:	2301      	movne	r3, #1
 800323e:	2300      	moveq	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	e00b      	b.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	43da      	mvns	r2, r3
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	4013      	ands	r3, r2
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	bf14      	ite	ne
 8003256:	2301      	movne	r3, #1
 8003258:	2300      	moveq	r3, #0
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	f47f af6d 	bne.w	800313c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003278:	e034      	b.n	80032e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 f886 	bl	800338c <I2C_IsAcknowledgeFailed>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e034      	b.n	80032f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003290:	d028      	beq.n	80032e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7ff f929 	bl	80024e8 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d11d      	bne.n	80032e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032b2:	2b80      	cmp	r3, #128	@ 0x80
 80032b4:	d016      	beq.n	80032e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	f043 0220 	orr.w	r2, r3, #32
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e007      	b.n	80032f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ee:	2b80      	cmp	r3, #128	@ 0x80
 80032f0:	d1c3      	bne.n	800327a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003308:	e034      	b.n	8003374 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f83e 	bl	800338c <I2C_IsAcknowledgeFailed>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e034      	b.n	8003384 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d028      	beq.n	8003374 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003322:	f7ff f8e1 	bl	80024e8 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	68ba      	ldr	r2, [r7, #8]
 800332e:	429a      	cmp	r2, r3
 8003330:	d302      	bcc.n	8003338 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d11d      	bne.n	8003374 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f003 0304 	and.w	r3, r3, #4
 8003342:	2b04      	cmp	r3, #4
 8003344:	d016      	beq.n	8003374 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2220      	movs	r2, #32
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003360:	f043 0220 	orr.w	r2, r3, #32
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e007      	b.n	8003384 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	f003 0304 	and.w	r3, r3, #4
 800337e:	2b04      	cmp	r3, #4
 8003380:	d1c3      	bne.n	800330a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a2:	d11b      	bne.n	80033dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	f043 0204 	orr.w	r2, r3, #4
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e000      	b.n	80033de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
	...

080033ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e267      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b00      	cmp	r3, #0
 8003408:	d075      	beq.n	80034f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800340a:	4b88      	ldr	r3, [pc, #544]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b04      	cmp	r3, #4
 8003414:	d00c      	beq.n	8003430 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003416:	4b85      	ldr	r3, [pc, #532]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800341e:	2b08      	cmp	r3, #8
 8003420:	d112      	bne.n	8003448 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003422:	4b82      	ldr	r3, [pc, #520]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800342a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800342e:	d10b      	bne.n	8003448 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003430:	4b7e      	ldr	r3, [pc, #504]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d05b      	beq.n	80034f4 <HAL_RCC_OscConfig+0x108>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d157      	bne.n	80034f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e242      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003450:	d106      	bne.n	8003460 <HAL_RCC_OscConfig+0x74>
 8003452:	4b76      	ldr	r3, [pc, #472]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a75      	ldr	r2, [pc, #468]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	e01d      	b.n	800349c <HAL_RCC_OscConfig+0xb0>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003468:	d10c      	bne.n	8003484 <HAL_RCC_OscConfig+0x98>
 800346a:	4b70      	ldr	r3, [pc, #448]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a6f      	ldr	r2, [pc, #444]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003470:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	4b6d      	ldr	r3, [pc, #436]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a6c      	ldr	r2, [pc, #432]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800347c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003480:	6013      	str	r3, [r2, #0]
 8003482:	e00b      	b.n	800349c <HAL_RCC_OscConfig+0xb0>
 8003484:	4b69      	ldr	r3, [pc, #420]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a68      	ldr	r2, [pc, #416]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800348a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800348e:	6013      	str	r3, [r2, #0]
 8003490:	4b66      	ldr	r3, [pc, #408]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a65      	ldr	r2, [pc, #404]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003496:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800349a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d013      	beq.n	80034cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a4:	f7ff f820 	bl	80024e8 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034ac:	f7ff f81c 	bl	80024e8 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b64      	cmp	r3, #100	@ 0x64
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e207      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034be:	4b5b      	ldr	r3, [pc, #364]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0f0      	beq.n	80034ac <HAL_RCC_OscConfig+0xc0>
 80034ca:	e014      	b.n	80034f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034cc:	f7ff f80c 	bl	80024e8 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d4:	f7ff f808 	bl	80024e8 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b64      	cmp	r3, #100	@ 0x64
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e1f3      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e6:	4b51      	ldr	r3, [pc, #324]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f0      	bne.n	80034d4 <HAL_RCC_OscConfig+0xe8>
 80034f2:	e000      	b.n	80034f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d063      	beq.n	80035ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003502:	4b4a      	ldr	r3, [pc, #296]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 030c 	and.w	r3, r3, #12
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00b      	beq.n	8003526 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800350e:	4b47      	ldr	r3, [pc, #284]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003516:	2b08      	cmp	r3, #8
 8003518:	d11c      	bne.n	8003554 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800351a:	4b44      	ldr	r3, [pc, #272]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d116      	bne.n	8003554 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003526:	4b41      	ldr	r3, [pc, #260]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d005      	beq.n	800353e <HAL_RCC_OscConfig+0x152>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d001      	beq.n	800353e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e1c7      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353e:	4b3b      	ldr	r3, [pc, #236]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4937      	ldr	r1, [pc, #220]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800354e:	4313      	orrs	r3, r2
 8003550:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003552:	e03a      	b.n	80035ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d020      	beq.n	800359e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800355c:	4b34      	ldr	r3, [pc, #208]	@ (8003630 <HAL_RCC_OscConfig+0x244>)
 800355e:	2201      	movs	r2, #1
 8003560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003562:	f7fe ffc1 	bl	80024e8 <HAL_GetTick>
 8003566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003568:	e008      	b.n	800357c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800356a:	f7fe ffbd 	bl	80024e8 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d901      	bls.n	800357c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e1a8      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800357c:	4b2b      	ldr	r3, [pc, #172]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d0f0      	beq.n	800356a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003588:	4b28      	ldr	r3, [pc, #160]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	4925      	ldr	r1, [pc, #148]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003598:	4313      	orrs	r3, r2
 800359a:	600b      	str	r3, [r1, #0]
 800359c:	e015      	b.n	80035ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800359e:	4b24      	ldr	r3, [pc, #144]	@ (8003630 <HAL_RCC_OscConfig+0x244>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a4:	f7fe ffa0 	bl	80024e8 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ac:	f7fe ff9c 	bl	80024e8 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e187      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035be:	4b1b      	ldr	r3, [pc, #108]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f0      	bne.n	80035ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d036      	beq.n	8003644 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d016      	beq.n	800360c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035de:	4b15      	ldr	r3, [pc, #84]	@ (8003634 <HAL_RCC_OscConfig+0x248>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e4:	f7fe ff80 	bl	80024e8 <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ec:	f7fe ff7c 	bl	80024e8 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e167      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fe:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <HAL_RCC_OscConfig+0x240>)
 8003600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCC_OscConfig+0x200>
 800360a:	e01b      	b.n	8003644 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360c:	4b09      	ldr	r3, [pc, #36]	@ (8003634 <HAL_RCC_OscConfig+0x248>)
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003612:	f7fe ff69 	bl	80024e8 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003618:	e00e      	b.n	8003638 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800361a:	f7fe ff65 	bl	80024e8 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b02      	cmp	r3, #2
 8003626:	d907      	bls.n	8003638 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e150      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
 800362c:	40023800 	.word	0x40023800
 8003630:	42470000 	.word	0x42470000
 8003634:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003638:	4b88      	ldr	r3, [pc, #544]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 800363a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1ea      	bne.n	800361a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	f000 8097 	beq.w	8003780 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003652:	2300      	movs	r3, #0
 8003654:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003656:	4b81      	ldr	r3, [pc, #516]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10f      	bne.n	8003682 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003662:	2300      	movs	r3, #0
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	4b7d      	ldr	r3, [pc, #500]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	4a7c      	ldr	r2, [pc, #496]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 800366c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003670:	6413      	str	r3, [r2, #64]	@ 0x40
 8003672:	4b7a      	ldr	r3, [pc, #488]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800367e:	2301      	movs	r3, #1
 8003680:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003682:	4b77      	ldr	r3, [pc, #476]	@ (8003860 <HAL_RCC_OscConfig+0x474>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368a:	2b00      	cmp	r3, #0
 800368c:	d118      	bne.n	80036c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800368e:	4b74      	ldr	r3, [pc, #464]	@ (8003860 <HAL_RCC_OscConfig+0x474>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a73      	ldr	r2, [pc, #460]	@ (8003860 <HAL_RCC_OscConfig+0x474>)
 8003694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800369a:	f7fe ff25 	bl	80024e8 <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a2:	f7fe ff21 	bl	80024e8 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e10c      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003860 <HAL_RCC_OscConfig+0x474>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f0      	beq.n	80036a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d106      	bne.n	80036d6 <HAL_RCC_OscConfig+0x2ea>
 80036c8:	4b64      	ldr	r3, [pc, #400]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036cc:	4a63      	ldr	r2, [pc, #396]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d4:	e01c      	b.n	8003710 <HAL_RCC_OscConfig+0x324>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b05      	cmp	r3, #5
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCC_OscConfig+0x30c>
 80036de:	4b5f      	ldr	r3, [pc, #380]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e2:	4a5e      	ldr	r2, [pc, #376]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036e4:	f043 0304 	orr.w	r3, r3, #4
 80036e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ea:	4b5c      	ldr	r3, [pc, #368]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ee:	4a5b      	ldr	r2, [pc, #364]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f6:	e00b      	b.n	8003710 <HAL_RCC_OscConfig+0x324>
 80036f8:	4b58      	ldr	r3, [pc, #352]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fc:	4a57      	ldr	r2, [pc, #348]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80036fe:	f023 0301 	bic.w	r3, r3, #1
 8003702:	6713      	str	r3, [r2, #112]	@ 0x70
 8003704:	4b55      	ldr	r3, [pc, #340]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003708:	4a54      	ldr	r2, [pc, #336]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 800370a:	f023 0304 	bic.w	r3, r3, #4
 800370e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d015      	beq.n	8003744 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003718:	f7fe fee6 	bl	80024e8 <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800371e:	e00a      	b.n	8003736 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003720:	f7fe fee2 	bl	80024e8 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800372e:	4293      	cmp	r3, r2
 8003730:	d901      	bls.n	8003736 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	e0cb      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003736:	4b49      	ldr	r3, [pc, #292]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d0ee      	beq.n	8003720 <HAL_RCC_OscConfig+0x334>
 8003742:	e014      	b.n	800376e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003744:	f7fe fed0 	bl	80024e8 <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800374a:	e00a      	b.n	8003762 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374c:	f7fe fecc 	bl	80024e8 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800375a:	4293      	cmp	r3, r2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e0b5      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003762:	4b3e      	ldr	r3, [pc, #248]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1ee      	bne.n	800374c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800376e:	7dfb      	ldrb	r3, [r7, #23]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d105      	bne.n	8003780 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003774:	4b39      	ldr	r3, [pc, #228]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	4a38      	ldr	r2, [pc, #224]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 800377a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800377e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	2b00      	cmp	r3, #0
 8003786:	f000 80a1 	beq.w	80038cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800378a:	4b34      	ldr	r3, [pc, #208]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f003 030c 	and.w	r3, r3, #12
 8003792:	2b08      	cmp	r3, #8
 8003794:	d05c      	beq.n	8003850 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	2b02      	cmp	r3, #2
 800379c:	d141      	bne.n	8003822 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800379e:	4b31      	ldr	r3, [pc, #196]	@ (8003864 <HAL_RCC_OscConfig+0x478>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a4:	f7fe fea0 	bl	80024e8 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ac:	f7fe fe9c 	bl	80024e8 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e087      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037be:	4b27      	ldr	r3, [pc, #156]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f0      	bne.n	80037ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69da      	ldr	r2, [r3, #28]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	019b      	lsls	r3, r3, #6
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e0:	085b      	lsrs	r3, r3, #1
 80037e2:	3b01      	subs	r3, #1
 80037e4:	041b      	lsls	r3, r3, #16
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ec:	061b      	lsls	r3, r3, #24
 80037ee:	491b      	ldr	r1, [pc, #108]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003864 <HAL_RCC_OscConfig+0x478>)
 80037f6:	2201      	movs	r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fa:	f7fe fe75 	bl	80024e8 <HAL_GetTick>
 80037fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003800:	e008      	b.n	8003814 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003802:	f7fe fe71 	bl	80024e8 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e05c      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003814:	4b11      	ldr	r3, [pc, #68]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0f0      	beq.n	8003802 <HAL_RCC_OscConfig+0x416>
 8003820:	e054      	b.n	80038cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003822:	4b10      	ldr	r3, [pc, #64]	@ (8003864 <HAL_RCC_OscConfig+0x478>)
 8003824:	2200      	movs	r2, #0
 8003826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003828:	f7fe fe5e 	bl	80024e8 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800382e:	e008      	b.n	8003842 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003830:	f7fe fe5a 	bl	80024e8 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e045      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003842:	4b06      	ldr	r3, [pc, #24]	@ (800385c <HAL_RCC_OscConfig+0x470>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f0      	bne.n	8003830 <HAL_RCC_OscConfig+0x444>
 800384e:	e03d      	b.n	80038cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d107      	bne.n	8003868 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e038      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
 800385c:	40023800 	.word	0x40023800
 8003860:	40007000 	.word	0x40007000
 8003864:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003868:	4b1b      	ldr	r3, [pc, #108]	@ (80038d8 <HAL_RCC_OscConfig+0x4ec>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d028      	beq.n	80038c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003880:	429a      	cmp	r2, r3
 8003882:	d121      	bne.n	80038c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800388e:	429a      	cmp	r2, r3
 8003890:	d11a      	bne.n	80038c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003898:	4013      	ands	r3, r2
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800389e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d111      	bne.n	80038c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ae:	085b      	lsrs	r3, r3, #1
 80038b0:	3b01      	subs	r3, #1
 80038b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d107      	bne.n	80038c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d001      	beq.n	80038cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3718      	adds	r7, #24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40023800 	.word	0x40023800

080038dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d101      	bne.n	80038f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e0cc      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038f0:	4b68      	ldr	r3, [pc, #416]	@ (8003a94 <HAL_RCC_ClockConfig+0x1b8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d90c      	bls.n	8003918 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038fe:	4b65      	ldr	r3, [pc, #404]	@ (8003a94 <HAL_RCC_ClockConfig+0x1b8>)
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003906:	4b63      	ldr	r3, [pc, #396]	@ (8003a94 <HAL_RCC_ClockConfig+0x1b8>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0307 	and.w	r3, r3, #7
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d001      	beq.n	8003918 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0b8      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d020      	beq.n	8003966 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003930:	4b59      	ldr	r3, [pc, #356]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	4a58      	ldr	r2, [pc, #352]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003936:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800393a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b00      	cmp	r3, #0
 8003946:	d005      	beq.n	8003954 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003948:	4b53      	ldr	r3, [pc, #332]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	4a52      	ldr	r2, [pc, #328]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 800394e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003952:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003954:	4b50      	ldr	r3, [pc, #320]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	494d      	ldr	r1, [pc, #308]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003962:	4313      	orrs	r3, r2
 8003964:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d044      	beq.n	80039fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d107      	bne.n	800398a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397a:	4b47      	ldr	r3, [pc, #284]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d119      	bne.n	80039ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e07f      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	2b02      	cmp	r3, #2
 8003990:	d003      	beq.n	800399a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003996:	2b03      	cmp	r3, #3
 8003998:	d107      	bne.n	80039aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800399a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d109      	bne.n	80039ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e06f      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e067      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039ba:	4b37      	ldr	r3, [pc, #220]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f023 0203 	bic.w	r2, r3, #3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	4934      	ldr	r1, [pc, #208]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039cc:	f7fe fd8c 	bl	80024e8 <HAL_GetTick>
 80039d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d2:	e00a      	b.n	80039ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039d4:	f7fe fd88 	bl	80024e8 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e04f      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 020c 	and.w	r2, r3, #12
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d1eb      	bne.n	80039d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039fc:	4b25      	ldr	r3, [pc, #148]	@ (8003a94 <HAL_RCC_ClockConfig+0x1b8>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d20c      	bcs.n	8003a24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a0a:	4b22      	ldr	r3, [pc, #136]	@ (8003a94 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	b2d2      	uxtb	r2, r2
 8003a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a12:	4b20      	ldr	r3, [pc, #128]	@ (8003a94 <HAL_RCC_ClockConfig+0x1b8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	683a      	ldr	r2, [r7, #0]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d001      	beq.n	8003a24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e032      	b.n	8003a8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d008      	beq.n	8003a42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a30:	4b19      	ldr	r3, [pc, #100]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	4916      	ldr	r1, [pc, #88]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d009      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a4e:	4b12      	ldr	r3, [pc, #72]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	490e      	ldr	r1, [pc, #56]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a62:	f000 f821 	bl	8003aa8 <HAL_RCC_GetSysClockFreq>
 8003a66:	4602      	mov	r2, r0
 8003a68:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	091b      	lsrs	r3, r3, #4
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	490a      	ldr	r1, [pc, #40]	@ (8003a9c <HAL_RCC_ClockConfig+0x1c0>)
 8003a74:	5ccb      	ldrb	r3, [r1, r3]
 8003a76:	fa22 f303 	lsr.w	r3, r2, r3
 8003a7a:	4a09      	ldr	r2, [pc, #36]	@ (8003aa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a7e:	4b09      	ldr	r3, [pc, #36]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fe fcec 	bl	8002460 <HAL_InitTick>

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	40023c00 	.word	0x40023c00
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	080097b4 	.word	0x080097b4
 8003aa0:	20000030 	.word	0x20000030
 8003aa4:	20000034 	.word	0x20000034

08003aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003aac:	b090      	sub	sp, #64	@ 0x40
 8003aae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003abc:	2300      	movs	r3, #0
 8003abe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ac0:	4b59      	ldr	r3, [pc, #356]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 030c 	and.w	r3, r3, #12
 8003ac8:	2b08      	cmp	r3, #8
 8003aca:	d00d      	beq.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x40>
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	f200 80a1 	bhi.w	8003c14 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_RCC_GetSysClockFreq+0x34>
 8003ad6:	2b04      	cmp	r3, #4
 8003ad8:	d003      	beq.n	8003ae2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003ada:	e09b      	b.n	8003c14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003adc:	4b53      	ldr	r3, [pc, #332]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x184>)
 8003ade:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ae0:	e09b      	b.n	8003c1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ae2:	4b53      	ldr	r3, [pc, #332]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ae6:	e098      	b.n	8003c1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ae8:	4b4f      	ldr	r3, [pc, #316]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003af0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003af2:	4b4d      	ldr	r3, [pc, #308]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d028      	beq.n	8003b50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003afe:	4b4a      	ldr	r3, [pc, #296]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	099b      	lsrs	r3, r3, #6
 8003b04:	2200      	movs	r2, #0
 8003b06:	623b      	str	r3, [r7, #32]
 8003b08:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b10:	2100      	movs	r1, #0
 8003b12:	4b47      	ldr	r3, [pc, #284]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b14:	fb03 f201 	mul.w	r2, r3, r1
 8003b18:	2300      	movs	r3, #0
 8003b1a:	fb00 f303 	mul.w	r3, r0, r3
 8003b1e:	4413      	add	r3, r2
 8003b20:	4a43      	ldr	r2, [pc, #268]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b22:	fba0 1202 	umull	r1, r2, r0, r2
 8003b26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b28:	460a      	mov	r2, r1
 8003b2a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b2e:	4413      	add	r3, r2
 8003b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b34:	2200      	movs	r2, #0
 8003b36:	61bb      	str	r3, [r7, #24]
 8003b38:	61fa      	str	r2, [r7, #28]
 8003b3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b42:	f7fd f8b1 	bl	8000ca8 <__aeabi_uldivmod>
 8003b46:	4602      	mov	r2, r0
 8003b48:	460b      	mov	r3, r1
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b4e:	e053      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b50:	4b35      	ldr	r3, [pc, #212]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	099b      	lsrs	r3, r3, #6
 8003b56:	2200      	movs	r2, #0
 8003b58:	613b      	str	r3, [r7, #16]
 8003b5a:	617a      	str	r2, [r7, #20]
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b62:	f04f 0b00 	mov.w	fp, #0
 8003b66:	4652      	mov	r2, sl
 8003b68:	465b      	mov	r3, fp
 8003b6a:	f04f 0000 	mov.w	r0, #0
 8003b6e:	f04f 0100 	mov.w	r1, #0
 8003b72:	0159      	lsls	r1, r3, #5
 8003b74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b78:	0150      	lsls	r0, r2, #5
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	ebb2 080a 	subs.w	r8, r2, sl
 8003b82:	eb63 090b 	sbc.w	r9, r3, fp
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b9a:	ebb2 0408 	subs.w	r4, r2, r8
 8003b9e:	eb63 0509 	sbc.w	r5, r3, r9
 8003ba2:	f04f 0200 	mov.w	r2, #0
 8003ba6:	f04f 0300 	mov.w	r3, #0
 8003baa:	00eb      	lsls	r3, r5, #3
 8003bac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bb0:	00e2      	lsls	r2, r4, #3
 8003bb2:	4614      	mov	r4, r2
 8003bb4:	461d      	mov	r5, r3
 8003bb6:	eb14 030a 	adds.w	r3, r4, sl
 8003bba:	603b      	str	r3, [r7, #0]
 8003bbc:	eb45 030b 	adc.w	r3, r5, fp
 8003bc0:	607b      	str	r3, [r7, #4]
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bce:	4629      	mov	r1, r5
 8003bd0:	028b      	lsls	r3, r1, #10
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bd8:	4621      	mov	r1, r4
 8003bda:	028a      	lsls	r2, r1, #10
 8003bdc:	4610      	mov	r0, r2
 8003bde:	4619      	mov	r1, r3
 8003be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be2:	2200      	movs	r2, #0
 8003be4:	60bb      	str	r3, [r7, #8]
 8003be6:	60fa      	str	r2, [r7, #12]
 8003be8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bec:	f7fd f85c 	bl	8000ca8 <__aeabi_uldivmod>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	0c1b      	lsrs	r3, r3, #16
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	3301      	adds	r3, #1
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c10:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c12:	e002      	b.n	8003c1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c14:	4b05      	ldr	r3, [pc, #20]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x184>)
 8003c16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3740      	adds	r7, #64	@ 0x40
 8003c20:	46bd      	mov	sp, r7
 8003c22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c26:	bf00      	nop
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	00f42400 	.word	0x00f42400
 8003c30:	017d7840 	.word	0x017d7840

08003c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c38:	4b03      	ldr	r3, [pc, #12]	@ (8003c48 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	20000030 	.word	0x20000030

08003c4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c50:	f7ff fff0 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003c54:	4602      	mov	r2, r0
 8003c56:	4b05      	ldr	r3, [pc, #20]	@ (8003c6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	0a9b      	lsrs	r3, r3, #10
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	4903      	ldr	r1, [pc, #12]	@ (8003c70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c62:	5ccb      	ldrb	r3, [r1, r3]
 8003c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	080097c4 	.word	0x080097c4

08003c74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e07b      	b.n	8003d7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d108      	bne.n	8003ca0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c96:	d009      	beq.n	8003cac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	61da      	str	r2, [r3, #28]
 8003c9e:	e005      	b.n	8003cac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fe f9d6 	bl	8002078 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ce2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d30:	ea42 0103 	orr.w	r1, r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	f003 0104 	and.w	r1, r3, #4
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d52:	f003 0210 	and.w	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	69da      	ldr	r2, [r3, #28]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b08a      	sub	sp, #40	@ 0x28
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	60f8      	str	r0, [r7, #12]
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	607a      	str	r2, [r7, #4]
 8003d92:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003d94:	2301      	movs	r3, #1
 8003d96:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d98:	f7fe fba6 	bl	80024e8 <HAL_GetTick>
 8003d9c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003da4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003dac:	887b      	ldrh	r3, [r7, #2]
 8003dae:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003db0:	7ffb      	ldrb	r3, [r7, #31]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d00c      	beq.n	8003dd0 <HAL_SPI_TransmitReceive+0x4a>
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dbc:	d106      	bne.n	8003dcc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <HAL_SPI_TransmitReceive+0x46>
 8003dc6:	7ffb      	ldrb	r3, [r7, #31]
 8003dc8:	2b04      	cmp	r3, #4
 8003dca:	d001      	beq.n	8003dd0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e17f      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d005      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0x5c>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d002      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0x5c>
 8003ddc:	887b      	ldrh	r3, [r7, #2]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e174      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d101      	bne.n	8003df4 <HAL_SPI_TransmitReceive+0x6e>
 8003df0:	2302      	movs	r3, #2
 8003df2:	e16d      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d003      	beq.n	8003e10 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2205      	movs	r2, #5
 8003e0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	887a      	ldrh	r2, [r7, #2]
 8003e20:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	887a      	ldrh	r2, [r7, #2]
 8003e26:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	887a      	ldrh	r2, [r7, #2]
 8003e32:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	887a      	ldrh	r2, [r7, #2]
 8003e38:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e50:	2b40      	cmp	r3, #64	@ 0x40
 8003e52:	d007      	beq.n	8003e64 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e6c:	d17e      	bne.n	8003f6c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_SPI_TransmitReceive+0xf6>
 8003e76:	8afb      	ldrh	r3, [r7, #22]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d16c      	bne.n	8003f56 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e80:	881a      	ldrh	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8c:	1c9a      	adds	r2, r3, #2
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ea0:	e059      	b.n	8003f56 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d11b      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x162>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d016      	beq.n	8003ee8 <HAL_SPI_TransmitReceive+0x162>
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d113      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec4:	881a      	ldrh	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	1c9a      	adds	r2, r3, #2
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	3b01      	subs	r3, #1
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d119      	bne.n	8003f2a <HAL_SPI_TransmitReceive+0x1a4>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d014      	beq.n	8003f2a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68da      	ldr	r2, [r3, #12]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0a:	b292      	uxth	r2, r2
 8003f0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	1c9a      	adds	r2, r3, #2
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f26:	2301      	movs	r3, #1
 8003f28:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f2a:	f7fe fadd 	bl	80024e8 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d80d      	bhi.n	8003f56 <HAL_SPI_TransmitReceive+0x1d0>
 8003f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f40:	d009      	beq.n	8003f56 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e0bc      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1a0      	bne.n	8003ea2 <HAL_SPI_TransmitReceive+0x11c>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d19b      	bne.n	8003ea2 <HAL_SPI_TransmitReceive+0x11c>
 8003f6a:	e082      	b.n	8004072 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d002      	beq.n	8003f7a <HAL_SPI_TransmitReceive+0x1f4>
 8003f74:	8afb      	ldrh	r3, [r7, #22]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d171      	bne.n	800405e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	330c      	adds	r3, #12
 8003f84:	7812      	ldrb	r2, [r2, #0]
 8003f86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fa0:	e05d      	b.n	800405e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d11c      	bne.n	8003fea <HAL_SPI_TransmitReceive+0x264>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d017      	beq.n	8003fea <HAL_SPI_TransmitReceive+0x264>
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d114      	bne.n	8003fea <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	330c      	adds	r3, #12
 8003fca:	7812      	ldrb	r2, [r2, #0]
 8003fcc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d119      	bne.n	800402c <HAL_SPI_TransmitReceive+0x2a6>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d014      	beq.n	800402c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68da      	ldr	r2, [r3, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800401e:	b29b      	uxth	r3, r3
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004028:	2301      	movs	r3, #1
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800402c:	f7fe fa5c 	bl	80024e8 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004038:	429a      	cmp	r2, r3
 800403a:	d803      	bhi.n	8004044 <HAL_SPI_TransmitReceive+0x2be>
 800403c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004042:	d102      	bne.n	800404a <HAL_SPI_TransmitReceive+0x2c4>
 8004044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e038      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004062:	b29b      	uxth	r3, r3
 8004064:	2b00      	cmp	r3, #0
 8004066:	d19c      	bne.n	8003fa2 <HAL_SPI_TransmitReceive+0x21c>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800406c:	b29b      	uxth	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d197      	bne.n	8003fa2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004072:	6a3a      	ldr	r2, [r7, #32]
 8004074:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f8b6 	bl	80041e8 <SPI_EndRxTxTransaction>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d008      	beq.n	8004094 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2220      	movs	r2, #32
 8004086:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e01d      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10a      	bne.n	80040b2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800409c:	2300      	movs	r3, #0
 800409e:	613b      	str	r3, [r7, #16]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	613b      	str	r3, [r7, #16]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	613b      	str	r3, [r7, #16]
 80040b0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d001      	beq.n	80040ce <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80040ce:	2300      	movs	r3, #0
  }
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3728      	adds	r7, #40	@ 0x28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b088      	sub	sp, #32
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	603b      	str	r3, [r7, #0]
 80040e4:	4613      	mov	r3, r2
 80040e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80040e8:	f7fe f9fe 	bl	80024e8 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	4413      	add	r3, r2
 80040f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040f8:	f7fe f9f6 	bl	80024e8 <HAL_GetTick>
 80040fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040fe:	4b39      	ldr	r3, [pc, #228]	@ (80041e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	015b      	lsls	r3, r3, #5
 8004104:	0d1b      	lsrs	r3, r3, #20
 8004106:	69fa      	ldr	r2, [r7, #28]
 8004108:	fb02 f303 	mul.w	r3, r2, r3
 800410c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800410e:	e055      	b.n	80041bc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004116:	d051      	beq.n	80041bc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004118:	f7fe f9e6 	bl	80024e8 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	69fa      	ldr	r2, [r7, #28]
 8004124:	429a      	cmp	r2, r3
 8004126:	d902      	bls.n	800412e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d13d      	bne.n	80041aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800413c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004146:	d111      	bne.n	800416c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004150:	d004      	beq.n	800415c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800415a:	d107      	bne.n	800416c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800416a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004174:	d10f      	bne.n	8004196 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004194:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e018      	b.n	80041dc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d102      	bne.n	80041b6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	61fb      	str	r3, [r7, #28]
 80041b4:	e002      	b.n	80041bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	3b01      	subs	r3, #1
 80041ba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	4013      	ands	r3, r2
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	bf0c      	ite	eq
 80041cc:	2301      	moveq	r3, #1
 80041ce:	2300      	movne	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	461a      	mov	r2, r3
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d19a      	bne.n	8004110 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3720      	adds	r7, #32
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	20000030 	.word	0x20000030

080041e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b088      	sub	sp, #32
 80041ec:	af02      	add	r7, sp, #8
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	2201      	movs	r2, #1
 80041fc:	2102      	movs	r1, #2
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f7ff ff6a 	bl	80040d8 <SPI_WaitFlagStateUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d007      	beq.n	800421a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420e:	f043 0220 	orr.w	r2, r3, #32
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e032      	b.n	8004280 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800421a:	4b1b      	ldr	r3, [pc, #108]	@ (8004288 <SPI_EndRxTxTransaction+0xa0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a1b      	ldr	r2, [pc, #108]	@ (800428c <SPI_EndRxTxTransaction+0xa4>)
 8004220:	fba2 2303 	umull	r2, r3, r2, r3
 8004224:	0d5b      	lsrs	r3, r3, #21
 8004226:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800422a:	fb02 f303 	mul.w	r3, r2, r3
 800422e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004238:	d112      	bne.n	8004260 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2200      	movs	r2, #0
 8004242:	2180      	movs	r1, #128	@ 0x80
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f7ff ff47 	bl	80040d8 <SPI_WaitFlagStateUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d016      	beq.n	800427e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004254:	f043 0220 	orr.w	r2, r3, #32
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e00f      	b.n	8004280 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	3b01      	subs	r3, #1
 800426a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004276:	2b80      	cmp	r3, #128	@ 0x80
 8004278:	d0f2      	beq.n	8004260 <SPI_EndRxTxTransaction+0x78>
 800427a:	e000      	b.n	800427e <SPI_EndRxTxTransaction+0x96>
        break;
 800427c:	bf00      	nop
  }

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3718      	adds	r7, #24
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}
 8004288:	20000030 	.word	0x20000030
 800428c:	165e9f81 	.word	0x165e9f81

08004290 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e041      	b.n	8004326 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d106      	bne.n	80042bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7fd ff26 	bl	8002108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3304      	adds	r3, #4
 80042cc:	4619      	mov	r1, r3
 80042ce:	4610      	mov	r0, r2
 80042d0:	f000 fad8 	bl	8004884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2201      	movs	r2, #1
 80042e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b082      	sub	sp, #8
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e041      	b.n	80043c4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d106      	bne.n	800435a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f839 	bl	80043cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2202      	movs	r2, #2
 800435e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	3304      	adds	r3, #4
 800436a:	4619      	mov	r1, r3
 800436c:	4610      	mov	r0, r2
 800436e:	f000 fa89 	bl	8004884 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3708      	adds	r7, #8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d109      	bne.n	8004404 <HAL_TIM_PWM_Start+0x24>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	bf14      	ite	ne
 80043fc:	2301      	movne	r3, #1
 80043fe:	2300      	moveq	r3, #0
 8004400:	b2db      	uxtb	r3, r3
 8004402:	e022      	b.n	800444a <HAL_TIM_PWM_Start+0x6a>
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2b04      	cmp	r3, #4
 8004408:	d109      	bne.n	800441e <HAL_TIM_PWM_Start+0x3e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b01      	cmp	r3, #1
 8004414:	bf14      	ite	ne
 8004416:	2301      	movne	r3, #1
 8004418:	2300      	moveq	r3, #0
 800441a:	b2db      	uxtb	r3, r3
 800441c:	e015      	b.n	800444a <HAL_TIM_PWM_Start+0x6a>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d109      	bne.n	8004438 <HAL_TIM_PWM_Start+0x58>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800442a:	b2db      	uxtb	r3, r3
 800442c:	2b01      	cmp	r3, #1
 800442e:	bf14      	ite	ne
 8004430:	2301      	movne	r3, #1
 8004432:	2300      	moveq	r3, #0
 8004434:	b2db      	uxtb	r3, r3
 8004436:	e008      	b.n	800444a <HAL_TIM_PWM_Start+0x6a>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	bf14      	ite	ne
 8004444:	2301      	movne	r3, #1
 8004446:	2300      	moveq	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e07c      	b.n	800454c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d104      	bne.n	8004462 <HAL_TIM_PWM_Start+0x82>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004460:	e013      	b.n	800448a <HAL_TIM_PWM_Start+0xaa>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b04      	cmp	r3, #4
 8004466:	d104      	bne.n	8004472 <HAL_TIM_PWM_Start+0x92>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004470:	e00b      	b.n	800448a <HAL_TIM_PWM_Start+0xaa>
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	2b08      	cmp	r3, #8
 8004476:	d104      	bne.n	8004482 <HAL_TIM_PWM_Start+0xa2>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004480:	e003      	b.n	800448a <HAL_TIM_PWM_Start+0xaa>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2202      	movs	r2, #2
 8004486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2201      	movs	r2, #1
 8004490:	6839      	ldr	r1, [r7, #0]
 8004492:	4618      	mov	r0, r3
 8004494:	f000 fce6 	bl	8004e64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a2d      	ldr	r2, [pc, #180]	@ (8004554 <HAL_TIM_PWM_Start+0x174>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d004      	beq.n	80044ac <HAL_TIM_PWM_Start+0xcc>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a2c      	ldr	r2, [pc, #176]	@ (8004558 <HAL_TIM_PWM_Start+0x178>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d101      	bne.n	80044b0 <HAL_TIM_PWM_Start+0xd0>
 80044ac:	2301      	movs	r3, #1
 80044ae:	e000      	b.n	80044b2 <HAL_TIM_PWM_Start+0xd2>
 80044b0:	2300      	movs	r3, #0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d007      	beq.n	80044c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a22      	ldr	r2, [pc, #136]	@ (8004554 <HAL_TIM_PWM_Start+0x174>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d022      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044d8:	d01d      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a1f      	ldr	r2, [pc, #124]	@ (800455c <HAL_TIM_PWM_Start+0x17c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d018      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004560 <HAL_TIM_PWM_Start+0x180>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d013      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004564 <HAL_TIM_PWM_Start+0x184>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d00e      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a16      	ldr	r2, [pc, #88]	@ (8004558 <HAL_TIM_PWM_Start+0x178>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d009      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a18      	ldr	r2, [pc, #96]	@ (8004568 <HAL_TIM_PWM_Start+0x188>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d004      	beq.n	8004516 <HAL_TIM_PWM_Start+0x136>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a16      	ldr	r2, [pc, #88]	@ (800456c <HAL_TIM_PWM_Start+0x18c>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d111      	bne.n	800453a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2b06      	cmp	r3, #6
 8004526:	d010      	beq.n	800454a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 0201 	orr.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004538:	e007      	b.n	800454a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0201 	orr.w	r2, r2, #1
 8004548:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3710      	adds	r7, #16
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40010000 	.word	0x40010000
 8004558:	40010400 	.word	0x40010400
 800455c:	40000400 	.word	0x40000400
 8004560:	40000800 	.word	0x40000800
 8004564:	40000c00 	.word	0x40000c00
 8004568:	40014000 	.word	0x40014000
 800456c:	40001800 	.word	0x40001800

08004570 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800457c:	2300      	movs	r3, #0
 800457e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004586:	2b01      	cmp	r3, #1
 8004588:	d101      	bne.n	800458e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800458a:	2302      	movs	r3, #2
 800458c:	e0ae      	b.n	80046ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b0c      	cmp	r3, #12
 800459a:	f200 809f 	bhi.w	80046dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800459e:	a201      	add	r2, pc, #4	@ (adr r2, 80045a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a4:	080045d9 	.word	0x080045d9
 80045a8:	080046dd 	.word	0x080046dd
 80045ac:	080046dd 	.word	0x080046dd
 80045b0:	080046dd 	.word	0x080046dd
 80045b4:	08004619 	.word	0x08004619
 80045b8:	080046dd 	.word	0x080046dd
 80045bc:	080046dd 	.word	0x080046dd
 80045c0:	080046dd 	.word	0x080046dd
 80045c4:	0800465b 	.word	0x0800465b
 80045c8:	080046dd 	.word	0x080046dd
 80045cc:	080046dd 	.word	0x080046dd
 80045d0:	080046dd 	.word	0x080046dd
 80045d4:	0800469b 	.word	0x0800469b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68b9      	ldr	r1, [r7, #8]
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 f9f6 	bl	80049d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	699a      	ldr	r2, [r3, #24]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0208 	orr.w	r2, r2, #8
 80045f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699a      	ldr	r2, [r3, #24]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0204 	bic.w	r2, r2, #4
 8004602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6999      	ldr	r1, [r3, #24]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	691a      	ldr	r2, [r3, #16]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	430a      	orrs	r2, r1
 8004614:	619a      	str	r2, [r3, #24]
      break;
 8004616:	e064      	b.n	80046e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68b9      	ldr	r1, [r7, #8]
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fa46 	bl	8004ab0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699a      	ldr	r2, [r3, #24]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6999      	ldr	r1, [r3, #24]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	021a      	lsls	r2, r3, #8
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	619a      	str	r2, [r3, #24]
      break;
 8004658:	e043      	b.n	80046e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	4618      	mov	r0, r3
 8004662:	f000 fa9b 	bl	8004b9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	69da      	ldr	r2, [r3, #28]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f042 0208 	orr.w	r2, r2, #8
 8004674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	69da      	ldr	r2, [r3, #28]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0204 	bic.w	r2, r2, #4
 8004684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	69d9      	ldr	r1, [r3, #28]
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	691a      	ldr	r2, [r3, #16]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	61da      	str	r2, [r3, #28]
      break;
 8004698:	e023      	b.n	80046e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 faef 	bl	8004c84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	69da      	ldr	r2, [r3, #28]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69d9      	ldr	r1, [r3, #28]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	021a      	lsls	r2, r3, #8
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	61da      	str	r2, [r3, #28]
      break;
 80046da:	e002      	b.n	80046e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	75fb      	strb	r3, [r7, #23]
      break;
 80046e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3718      	adds	r7, #24
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004708:	2b01      	cmp	r3, #1
 800470a:	d101      	bne.n	8004710 <HAL_TIM_ConfigClockSource+0x1c>
 800470c:	2302      	movs	r3, #2
 800470e:	e0b4      	b.n	800487a <HAL_TIM_ConfigClockSource+0x186>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800472e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004736:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004748:	d03e      	beq.n	80047c8 <HAL_TIM_ConfigClockSource+0xd4>
 800474a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800474e:	f200 8087 	bhi.w	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004756:	f000 8086 	beq.w	8004866 <HAL_TIM_ConfigClockSource+0x172>
 800475a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800475e:	d87f      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004760:	2b70      	cmp	r3, #112	@ 0x70
 8004762:	d01a      	beq.n	800479a <HAL_TIM_ConfigClockSource+0xa6>
 8004764:	2b70      	cmp	r3, #112	@ 0x70
 8004766:	d87b      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004768:	2b60      	cmp	r3, #96	@ 0x60
 800476a:	d050      	beq.n	800480e <HAL_TIM_ConfigClockSource+0x11a>
 800476c:	2b60      	cmp	r3, #96	@ 0x60
 800476e:	d877      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004770:	2b50      	cmp	r3, #80	@ 0x50
 8004772:	d03c      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0xfa>
 8004774:	2b50      	cmp	r3, #80	@ 0x50
 8004776:	d873      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004778:	2b40      	cmp	r3, #64	@ 0x40
 800477a:	d058      	beq.n	800482e <HAL_TIM_ConfigClockSource+0x13a>
 800477c:	2b40      	cmp	r3, #64	@ 0x40
 800477e:	d86f      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004780:	2b30      	cmp	r3, #48	@ 0x30
 8004782:	d064      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x15a>
 8004784:	2b30      	cmp	r3, #48	@ 0x30
 8004786:	d86b      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004788:	2b20      	cmp	r3, #32
 800478a:	d060      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x15a>
 800478c:	2b20      	cmp	r3, #32
 800478e:	d867      	bhi.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d05c      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x15a>
 8004794:	2b10      	cmp	r3, #16
 8004796:	d05a      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x15a>
 8004798:	e062      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047aa:	f000 fb3b 	bl	8004e24 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	609a      	str	r2, [r3, #8]
      break;
 80047c6:	e04f      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047d8:	f000 fb24 	bl	8004e24 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047ea:	609a      	str	r2, [r3, #8]
      break;
 80047ec:	e03c      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047fa:	461a      	mov	r2, r3
 80047fc:	f000 fa98 	bl	8004d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2150      	movs	r1, #80	@ 0x50
 8004806:	4618      	mov	r0, r3
 8004808:	f000 faf1 	bl	8004dee <TIM_ITRx_SetConfig>
      break;
 800480c:	e02c      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800481a:	461a      	mov	r2, r3
 800481c:	f000 fab7 	bl	8004d8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2160      	movs	r1, #96	@ 0x60
 8004826:	4618      	mov	r0, r3
 8004828:	f000 fae1 	bl	8004dee <TIM_ITRx_SetConfig>
      break;
 800482c:	e01c      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800483a:	461a      	mov	r2, r3
 800483c:	f000 fa78 	bl	8004d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2140      	movs	r1, #64	@ 0x40
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fad1 	bl	8004dee <TIM_ITRx_SetConfig>
      break;
 800484c:	e00c      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4619      	mov	r1, r3
 8004858:	4610      	mov	r0, r2
 800485a:	f000 fac8 	bl	8004dee <TIM_ITRx_SetConfig>
      break;
 800485e:	e003      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	73fb      	strb	r3, [r7, #15]
      break;
 8004864:	e000      	b.n	8004868 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004866:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004878:	7bfb      	ldrb	r3, [r7, #15]
}
 800487a:	4618      	mov	r0, r3
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
	...

08004884 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a43      	ldr	r2, [pc, #268]	@ (80049a4 <TIM_Base_SetConfig+0x120>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d013      	beq.n	80048c4 <TIM_Base_SetConfig+0x40>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a2:	d00f      	beq.n	80048c4 <TIM_Base_SetConfig+0x40>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a40      	ldr	r2, [pc, #256]	@ (80049a8 <TIM_Base_SetConfig+0x124>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00b      	beq.n	80048c4 <TIM_Base_SetConfig+0x40>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a3f      	ldr	r2, [pc, #252]	@ (80049ac <TIM_Base_SetConfig+0x128>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d007      	beq.n	80048c4 <TIM_Base_SetConfig+0x40>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a3e      	ldr	r2, [pc, #248]	@ (80049b0 <TIM_Base_SetConfig+0x12c>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d003      	beq.n	80048c4 <TIM_Base_SetConfig+0x40>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a3d      	ldr	r2, [pc, #244]	@ (80049b4 <TIM_Base_SetConfig+0x130>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d108      	bne.n	80048d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a32      	ldr	r2, [pc, #200]	@ (80049a4 <TIM_Base_SetConfig+0x120>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d02b      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e4:	d027      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a2f      	ldr	r2, [pc, #188]	@ (80049a8 <TIM_Base_SetConfig+0x124>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d023      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a2e      	ldr	r2, [pc, #184]	@ (80049ac <TIM_Base_SetConfig+0x128>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d01f      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a2d      	ldr	r2, [pc, #180]	@ (80049b0 <TIM_Base_SetConfig+0x12c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d01b      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a2c      	ldr	r2, [pc, #176]	@ (80049b4 <TIM_Base_SetConfig+0x130>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d017      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a2b      	ldr	r2, [pc, #172]	@ (80049b8 <TIM_Base_SetConfig+0x134>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d013      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a2a      	ldr	r2, [pc, #168]	@ (80049bc <TIM_Base_SetConfig+0x138>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d00f      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a29      	ldr	r2, [pc, #164]	@ (80049c0 <TIM_Base_SetConfig+0x13c>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a28      	ldr	r2, [pc, #160]	@ (80049c4 <TIM_Base_SetConfig+0x140>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a27      	ldr	r2, [pc, #156]	@ (80049c8 <TIM_Base_SetConfig+0x144>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_Base_SetConfig+0xb2>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a26      	ldr	r2, [pc, #152]	@ (80049cc <TIM_Base_SetConfig+0x148>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d108      	bne.n	8004948 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800493c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4313      	orrs	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	689a      	ldr	r2, [r3, #8]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a0e      	ldr	r2, [pc, #56]	@ (80049a4 <TIM_Base_SetConfig+0x120>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d003      	beq.n	8004976 <TIM_Base_SetConfig+0xf2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a10      	ldr	r2, [pc, #64]	@ (80049b4 <TIM_Base_SetConfig+0x130>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d103      	bne.n	800497e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	691a      	ldr	r2, [r3, #16]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f043 0204 	orr.w	r2, r3, #4
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	601a      	str	r2, [r3, #0]
}
 8004996:	bf00      	nop
 8004998:	3714      	adds	r7, #20
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	40010000 	.word	0x40010000
 80049a8:	40000400 	.word	0x40000400
 80049ac:	40000800 	.word	0x40000800
 80049b0:	40000c00 	.word	0x40000c00
 80049b4:	40010400 	.word	0x40010400
 80049b8:	40014000 	.word	0x40014000
 80049bc:	40014400 	.word	0x40014400
 80049c0:	40014800 	.word	0x40014800
 80049c4:	40001800 	.word	0x40001800
 80049c8:	40001c00 	.word	0x40001c00
 80049cc:	40002000 	.word	0x40002000

080049d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b087      	sub	sp, #28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a1b      	ldr	r3, [r3, #32]
 80049de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f023 0201 	bic.w	r2, r3, #1
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f023 0303 	bic.w	r3, r3, #3
 8004a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f023 0302 	bic.w	r3, r3, #2
 8004a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a20      	ldr	r2, [pc, #128]	@ (8004aa8 <TIM_OC1_SetConfig+0xd8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d003      	beq.n	8004a34 <TIM_OC1_SetConfig+0x64>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8004aac <TIM_OC1_SetConfig+0xdc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d10c      	bne.n	8004a4e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f023 0308 	bic.w	r3, r3, #8
 8004a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f023 0304 	bic.w	r3, r3, #4
 8004a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a15      	ldr	r2, [pc, #84]	@ (8004aa8 <TIM_OC1_SetConfig+0xd8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d003      	beq.n	8004a5e <TIM_OC1_SetConfig+0x8e>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a14      	ldr	r2, [pc, #80]	@ (8004aac <TIM_OC1_SetConfig+0xdc>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d111      	bne.n	8004a82 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	621a      	str	r2, [r3, #32]
}
 8004a9c:	bf00      	nop
 8004a9e:	371c      	adds	r7, #28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	40010000 	.word	0x40010000
 8004aac:	40010400 	.word	0x40010400

08004ab0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b087      	sub	sp, #28
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	f023 0210 	bic.w	r2, r3, #16
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f023 0320 	bic.w	r3, r3, #32
 8004afa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a22      	ldr	r2, [pc, #136]	@ (8004b94 <TIM_OC2_SetConfig+0xe4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d003      	beq.n	8004b18 <TIM_OC2_SetConfig+0x68>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a21      	ldr	r2, [pc, #132]	@ (8004b98 <TIM_OC2_SetConfig+0xe8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d10d      	bne.n	8004b34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	011b      	lsls	r3, r3, #4
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b32:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a17      	ldr	r2, [pc, #92]	@ (8004b94 <TIM_OC2_SetConfig+0xe4>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d003      	beq.n	8004b44 <TIM_OC2_SetConfig+0x94>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a16      	ldr	r2, [pc, #88]	@ (8004b98 <TIM_OC2_SetConfig+0xe8>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d113      	bne.n	8004b6c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	697a      	ldr	r2, [r7, #20]
 8004b84:	621a      	str	r2, [r3, #32]
}
 8004b86:	bf00      	nop
 8004b88:	371c      	adds	r7, #28
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	40010000 	.word	0x40010000
 8004b98:	40010400 	.word	0x40010400

08004b9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 0303 	bic.w	r3, r3, #3
 8004bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004be4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	021b      	lsls	r3, r3, #8
 8004bec:	697a      	ldr	r2, [r7, #20]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a21      	ldr	r2, [pc, #132]	@ (8004c7c <TIM_OC3_SetConfig+0xe0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <TIM_OC3_SetConfig+0x66>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a20      	ldr	r2, [pc, #128]	@ (8004c80 <TIM_OC3_SetConfig+0xe4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d10d      	bne.n	8004c1e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	021b      	lsls	r3, r3, #8
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a16      	ldr	r2, [pc, #88]	@ (8004c7c <TIM_OC3_SetConfig+0xe0>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d003      	beq.n	8004c2e <TIM_OC3_SetConfig+0x92>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a15      	ldr	r2, [pc, #84]	@ (8004c80 <TIM_OC3_SetConfig+0xe4>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d113      	bne.n	8004c56 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	011b      	lsls	r3, r3, #4
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685a      	ldr	r2, [r3, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	621a      	str	r2, [r3, #32]
}
 8004c70:	bf00      	nop
 8004c72:	371c      	adds	r7, #28
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	40010000 	.word	0x40010000
 8004c80:	40010400 	.word	0x40010400

08004c84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	021b      	lsls	r3, r3, #8
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	031b      	lsls	r3, r3, #12
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a12      	ldr	r2, [pc, #72]	@ (8004d28 <TIM_OC4_SetConfig+0xa4>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d003      	beq.n	8004cec <TIM_OC4_SetConfig+0x68>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a11      	ldr	r2, [pc, #68]	@ (8004d2c <TIM_OC4_SetConfig+0xa8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d109      	bne.n	8004d00 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cf2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	019b      	lsls	r3, r3, #6
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	621a      	str	r2, [r3, #32]
}
 8004d1a:	bf00      	nop
 8004d1c:	371c      	adds	r7, #28
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	40010000 	.word	0x40010000
 8004d2c:	40010400 	.word	0x40010400

08004d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b087      	sub	sp, #28
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	f023 0201 	bic.w	r2, r3, #1
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	011b      	lsls	r3, r3, #4
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f023 030a 	bic.w	r3, r3, #10
 8004d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	621a      	str	r2, [r3, #32]
}
 8004d82:	bf00      	nop
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b087      	sub	sp, #28
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	60f8      	str	r0, [r7, #12]
 8004d96:	60b9      	str	r1, [r7, #8]
 8004d98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	f023 0210 	bic.w	r2, r3, #16
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004db8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	031b      	lsls	r3, r3, #12
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004dca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	011b      	lsls	r3, r3, #4
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	621a      	str	r2, [r3, #32]
}
 8004de2:	bf00      	nop
 8004de4:	371c      	adds	r7, #28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b085      	sub	sp, #20
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
 8004df6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e06:	683a      	ldr	r2, [r7, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f043 0307 	orr.w	r3, r3, #7
 8004e10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	609a      	str	r2, [r3, #8]
}
 8004e18:	bf00      	nop
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
 8004e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	021a      	lsls	r2, r3, #8
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	431a      	orrs	r2, r3
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	609a      	str	r2, [r3, #8]
}
 8004e58:	bf00      	nop
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f003 031f 	and.w	r3, r3, #31
 8004e76:	2201      	movs	r2, #1
 8004e78:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6a1a      	ldr	r2, [r3, #32]
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	43db      	mvns	r3, r3
 8004e86:	401a      	ands	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6a1a      	ldr	r2, [r3, #32]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f003 031f 	and.w	r3, r3, #31
 8004e96:	6879      	ldr	r1, [r7, #4]
 8004e98:	fa01 f303 	lsl.w	r3, r1, r3
 8004e9c:	431a      	orrs	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	621a      	str	r2, [r3, #32]
}
 8004ea2:	bf00      	nop
 8004ea4:	371c      	adds	r7, #28
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
	...

08004eb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d101      	bne.n	8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	e05a      	b.n	8004f7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a21      	ldr	r2, [pc, #132]	@ (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d022      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f14:	d01d      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d018      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a1b      	ldr	r2, [pc, #108]	@ (8004f94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d013      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8004f98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00e      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a18      	ldr	r2, [pc, #96]	@ (8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a17      	ldr	r2, [pc, #92]	@ (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a15      	ldr	r2, [pc, #84]	@ (8004fa4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d10c      	bne.n	8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3714      	adds	r7, #20
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	40010000 	.word	0x40010000
 8004f90:	40000400 	.word	0x40000400
 8004f94:	40000800 	.word	0x40000800
 8004f98:	40000c00 	.word	0x40000c00
 8004f9c:	40010400 	.word	0x40010400
 8004fa0:	40014000 	.word	0x40014000
 8004fa4:	40001800 	.word	0x40001800

08004fa8 <__cvt>:
 8004fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fac:	ec57 6b10 	vmov	r6, r7, d0
 8004fb0:	2f00      	cmp	r7, #0
 8004fb2:	460c      	mov	r4, r1
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	463b      	mov	r3, r7
 8004fb8:	bfbb      	ittet	lt
 8004fba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004fbe:	461f      	movlt	r7, r3
 8004fc0:	2300      	movge	r3, #0
 8004fc2:	232d      	movlt	r3, #45	@ 0x2d
 8004fc4:	700b      	strb	r3, [r1, #0]
 8004fc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004fc8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004fcc:	4691      	mov	r9, r2
 8004fce:	f023 0820 	bic.w	r8, r3, #32
 8004fd2:	bfbc      	itt	lt
 8004fd4:	4632      	movlt	r2, r6
 8004fd6:	4616      	movlt	r6, r2
 8004fd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004fdc:	d005      	beq.n	8004fea <__cvt+0x42>
 8004fde:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004fe2:	d100      	bne.n	8004fe6 <__cvt+0x3e>
 8004fe4:	3401      	adds	r4, #1
 8004fe6:	2102      	movs	r1, #2
 8004fe8:	e000      	b.n	8004fec <__cvt+0x44>
 8004fea:	2103      	movs	r1, #3
 8004fec:	ab03      	add	r3, sp, #12
 8004fee:	9301      	str	r3, [sp, #4]
 8004ff0:	ab02      	add	r3, sp, #8
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	ec47 6b10 	vmov	d0, r6, r7
 8004ff8:	4653      	mov	r3, sl
 8004ffa:	4622      	mov	r2, r4
 8004ffc:	f001 f870 	bl	80060e0 <_dtoa_r>
 8005000:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005004:	4605      	mov	r5, r0
 8005006:	d119      	bne.n	800503c <__cvt+0x94>
 8005008:	f019 0f01 	tst.w	r9, #1
 800500c:	d00e      	beq.n	800502c <__cvt+0x84>
 800500e:	eb00 0904 	add.w	r9, r0, r4
 8005012:	2200      	movs	r2, #0
 8005014:	2300      	movs	r3, #0
 8005016:	4630      	mov	r0, r6
 8005018:	4639      	mov	r1, r7
 800501a:	f7fb fd65 	bl	8000ae8 <__aeabi_dcmpeq>
 800501e:	b108      	cbz	r0, 8005024 <__cvt+0x7c>
 8005020:	f8cd 900c 	str.w	r9, [sp, #12]
 8005024:	2230      	movs	r2, #48	@ 0x30
 8005026:	9b03      	ldr	r3, [sp, #12]
 8005028:	454b      	cmp	r3, r9
 800502a:	d31e      	bcc.n	800506a <__cvt+0xc2>
 800502c:	9b03      	ldr	r3, [sp, #12]
 800502e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005030:	1b5b      	subs	r3, r3, r5
 8005032:	4628      	mov	r0, r5
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	b004      	add	sp, #16
 8005038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800503c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005040:	eb00 0904 	add.w	r9, r0, r4
 8005044:	d1e5      	bne.n	8005012 <__cvt+0x6a>
 8005046:	7803      	ldrb	r3, [r0, #0]
 8005048:	2b30      	cmp	r3, #48	@ 0x30
 800504a:	d10a      	bne.n	8005062 <__cvt+0xba>
 800504c:	2200      	movs	r2, #0
 800504e:	2300      	movs	r3, #0
 8005050:	4630      	mov	r0, r6
 8005052:	4639      	mov	r1, r7
 8005054:	f7fb fd48 	bl	8000ae8 <__aeabi_dcmpeq>
 8005058:	b918      	cbnz	r0, 8005062 <__cvt+0xba>
 800505a:	f1c4 0401 	rsb	r4, r4, #1
 800505e:	f8ca 4000 	str.w	r4, [sl]
 8005062:	f8da 3000 	ldr.w	r3, [sl]
 8005066:	4499      	add	r9, r3
 8005068:	e7d3      	b.n	8005012 <__cvt+0x6a>
 800506a:	1c59      	adds	r1, r3, #1
 800506c:	9103      	str	r1, [sp, #12]
 800506e:	701a      	strb	r2, [r3, #0]
 8005070:	e7d9      	b.n	8005026 <__cvt+0x7e>

08005072 <__exponent>:
 8005072:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005074:	2900      	cmp	r1, #0
 8005076:	bfba      	itte	lt
 8005078:	4249      	neglt	r1, r1
 800507a:	232d      	movlt	r3, #45	@ 0x2d
 800507c:	232b      	movge	r3, #43	@ 0x2b
 800507e:	2909      	cmp	r1, #9
 8005080:	7002      	strb	r2, [r0, #0]
 8005082:	7043      	strb	r3, [r0, #1]
 8005084:	dd29      	ble.n	80050da <__exponent+0x68>
 8005086:	f10d 0307 	add.w	r3, sp, #7
 800508a:	461d      	mov	r5, r3
 800508c:	270a      	movs	r7, #10
 800508e:	461a      	mov	r2, r3
 8005090:	fbb1 f6f7 	udiv	r6, r1, r7
 8005094:	fb07 1416 	mls	r4, r7, r6, r1
 8005098:	3430      	adds	r4, #48	@ 0x30
 800509a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800509e:	460c      	mov	r4, r1
 80050a0:	2c63      	cmp	r4, #99	@ 0x63
 80050a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80050a6:	4631      	mov	r1, r6
 80050a8:	dcf1      	bgt.n	800508e <__exponent+0x1c>
 80050aa:	3130      	adds	r1, #48	@ 0x30
 80050ac:	1e94      	subs	r4, r2, #2
 80050ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80050b2:	1c41      	adds	r1, r0, #1
 80050b4:	4623      	mov	r3, r4
 80050b6:	42ab      	cmp	r3, r5
 80050b8:	d30a      	bcc.n	80050d0 <__exponent+0x5e>
 80050ba:	f10d 0309 	add.w	r3, sp, #9
 80050be:	1a9b      	subs	r3, r3, r2
 80050c0:	42ac      	cmp	r4, r5
 80050c2:	bf88      	it	hi
 80050c4:	2300      	movhi	r3, #0
 80050c6:	3302      	adds	r3, #2
 80050c8:	4403      	add	r3, r0
 80050ca:	1a18      	subs	r0, r3, r0
 80050cc:	b003      	add	sp, #12
 80050ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80050d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80050d8:	e7ed      	b.n	80050b6 <__exponent+0x44>
 80050da:	2330      	movs	r3, #48	@ 0x30
 80050dc:	3130      	adds	r1, #48	@ 0x30
 80050de:	7083      	strb	r3, [r0, #2]
 80050e0:	70c1      	strb	r1, [r0, #3]
 80050e2:	1d03      	adds	r3, r0, #4
 80050e4:	e7f1      	b.n	80050ca <__exponent+0x58>
	...

080050e8 <_printf_float>:
 80050e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050ec:	b08d      	sub	sp, #52	@ 0x34
 80050ee:	460c      	mov	r4, r1
 80050f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80050f4:	4616      	mov	r6, r2
 80050f6:	461f      	mov	r7, r3
 80050f8:	4605      	mov	r5, r0
 80050fa:	f000 fee9 	bl	8005ed0 <_localeconv_r>
 80050fe:	6803      	ldr	r3, [r0, #0]
 8005100:	9304      	str	r3, [sp, #16]
 8005102:	4618      	mov	r0, r3
 8005104:	f7fb f8c4 	bl	8000290 <strlen>
 8005108:	2300      	movs	r3, #0
 800510a:	930a      	str	r3, [sp, #40]	@ 0x28
 800510c:	f8d8 3000 	ldr.w	r3, [r8]
 8005110:	9005      	str	r0, [sp, #20]
 8005112:	3307      	adds	r3, #7
 8005114:	f023 0307 	bic.w	r3, r3, #7
 8005118:	f103 0208 	add.w	r2, r3, #8
 800511c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005120:	f8d4 b000 	ldr.w	fp, [r4]
 8005124:	f8c8 2000 	str.w	r2, [r8]
 8005128:	e9d3 8900 	ldrd	r8, r9, [r3]
 800512c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005130:	9307      	str	r3, [sp, #28]
 8005132:	f8cd 8018 	str.w	r8, [sp, #24]
 8005136:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800513a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800513e:	4b9c      	ldr	r3, [pc, #624]	@ (80053b0 <_printf_float+0x2c8>)
 8005140:	f04f 32ff 	mov.w	r2, #4294967295
 8005144:	f7fb fd02 	bl	8000b4c <__aeabi_dcmpun>
 8005148:	bb70      	cbnz	r0, 80051a8 <_printf_float+0xc0>
 800514a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800514e:	4b98      	ldr	r3, [pc, #608]	@ (80053b0 <_printf_float+0x2c8>)
 8005150:	f04f 32ff 	mov.w	r2, #4294967295
 8005154:	f7fb fcdc 	bl	8000b10 <__aeabi_dcmple>
 8005158:	bb30      	cbnz	r0, 80051a8 <_printf_float+0xc0>
 800515a:	2200      	movs	r2, #0
 800515c:	2300      	movs	r3, #0
 800515e:	4640      	mov	r0, r8
 8005160:	4649      	mov	r1, r9
 8005162:	f7fb fccb 	bl	8000afc <__aeabi_dcmplt>
 8005166:	b110      	cbz	r0, 800516e <_printf_float+0x86>
 8005168:	232d      	movs	r3, #45	@ 0x2d
 800516a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800516e:	4a91      	ldr	r2, [pc, #580]	@ (80053b4 <_printf_float+0x2cc>)
 8005170:	4b91      	ldr	r3, [pc, #580]	@ (80053b8 <_printf_float+0x2d0>)
 8005172:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005176:	bf8c      	ite	hi
 8005178:	4690      	movhi	r8, r2
 800517a:	4698      	movls	r8, r3
 800517c:	2303      	movs	r3, #3
 800517e:	6123      	str	r3, [r4, #16]
 8005180:	f02b 0304 	bic.w	r3, fp, #4
 8005184:	6023      	str	r3, [r4, #0]
 8005186:	f04f 0900 	mov.w	r9, #0
 800518a:	9700      	str	r7, [sp, #0]
 800518c:	4633      	mov	r3, r6
 800518e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005190:	4621      	mov	r1, r4
 8005192:	4628      	mov	r0, r5
 8005194:	f000 f9d2 	bl	800553c <_printf_common>
 8005198:	3001      	adds	r0, #1
 800519a:	f040 808d 	bne.w	80052b8 <_printf_float+0x1d0>
 800519e:	f04f 30ff 	mov.w	r0, #4294967295
 80051a2:	b00d      	add	sp, #52	@ 0x34
 80051a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a8:	4642      	mov	r2, r8
 80051aa:	464b      	mov	r3, r9
 80051ac:	4640      	mov	r0, r8
 80051ae:	4649      	mov	r1, r9
 80051b0:	f7fb fccc 	bl	8000b4c <__aeabi_dcmpun>
 80051b4:	b140      	cbz	r0, 80051c8 <_printf_float+0xe0>
 80051b6:	464b      	mov	r3, r9
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	bfbc      	itt	lt
 80051bc:	232d      	movlt	r3, #45	@ 0x2d
 80051be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80051c2:	4a7e      	ldr	r2, [pc, #504]	@ (80053bc <_printf_float+0x2d4>)
 80051c4:	4b7e      	ldr	r3, [pc, #504]	@ (80053c0 <_printf_float+0x2d8>)
 80051c6:	e7d4      	b.n	8005172 <_printf_float+0x8a>
 80051c8:	6863      	ldr	r3, [r4, #4]
 80051ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80051ce:	9206      	str	r2, [sp, #24]
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	d13b      	bne.n	800524c <_printf_float+0x164>
 80051d4:	2306      	movs	r3, #6
 80051d6:	6063      	str	r3, [r4, #4]
 80051d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80051dc:	2300      	movs	r3, #0
 80051de:	6022      	str	r2, [r4, #0]
 80051e0:	9303      	str	r3, [sp, #12]
 80051e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80051e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80051e8:	ab09      	add	r3, sp, #36	@ 0x24
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	6861      	ldr	r1, [r4, #4]
 80051ee:	ec49 8b10 	vmov	d0, r8, r9
 80051f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80051f6:	4628      	mov	r0, r5
 80051f8:	f7ff fed6 	bl	8004fa8 <__cvt>
 80051fc:	9b06      	ldr	r3, [sp, #24]
 80051fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005200:	2b47      	cmp	r3, #71	@ 0x47
 8005202:	4680      	mov	r8, r0
 8005204:	d129      	bne.n	800525a <_printf_float+0x172>
 8005206:	1cc8      	adds	r0, r1, #3
 8005208:	db02      	blt.n	8005210 <_printf_float+0x128>
 800520a:	6863      	ldr	r3, [r4, #4]
 800520c:	4299      	cmp	r1, r3
 800520e:	dd41      	ble.n	8005294 <_printf_float+0x1ac>
 8005210:	f1aa 0a02 	sub.w	sl, sl, #2
 8005214:	fa5f fa8a 	uxtb.w	sl, sl
 8005218:	3901      	subs	r1, #1
 800521a:	4652      	mov	r2, sl
 800521c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005220:	9109      	str	r1, [sp, #36]	@ 0x24
 8005222:	f7ff ff26 	bl	8005072 <__exponent>
 8005226:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005228:	1813      	adds	r3, r2, r0
 800522a:	2a01      	cmp	r2, #1
 800522c:	4681      	mov	r9, r0
 800522e:	6123      	str	r3, [r4, #16]
 8005230:	dc02      	bgt.n	8005238 <_printf_float+0x150>
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	07d2      	lsls	r2, r2, #31
 8005236:	d501      	bpl.n	800523c <_printf_float+0x154>
 8005238:	3301      	adds	r3, #1
 800523a:	6123      	str	r3, [r4, #16]
 800523c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0a2      	beq.n	800518a <_printf_float+0xa2>
 8005244:	232d      	movs	r3, #45	@ 0x2d
 8005246:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800524a:	e79e      	b.n	800518a <_printf_float+0xa2>
 800524c:	9a06      	ldr	r2, [sp, #24]
 800524e:	2a47      	cmp	r2, #71	@ 0x47
 8005250:	d1c2      	bne.n	80051d8 <_printf_float+0xf0>
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1c0      	bne.n	80051d8 <_printf_float+0xf0>
 8005256:	2301      	movs	r3, #1
 8005258:	e7bd      	b.n	80051d6 <_printf_float+0xee>
 800525a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800525e:	d9db      	bls.n	8005218 <_printf_float+0x130>
 8005260:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005264:	d118      	bne.n	8005298 <_printf_float+0x1b0>
 8005266:	2900      	cmp	r1, #0
 8005268:	6863      	ldr	r3, [r4, #4]
 800526a:	dd0b      	ble.n	8005284 <_printf_float+0x19c>
 800526c:	6121      	str	r1, [r4, #16]
 800526e:	b913      	cbnz	r3, 8005276 <_printf_float+0x18e>
 8005270:	6822      	ldr	r2, [r4, #0]
 8005272:	07d0      	lsls	r0, r2, #31
 8005274:	d502      	bpl.n	800527c <_printf_float+0x194>
 8005276:	3301      	adds	r3, #1
 8005278:	440b      	add	r3, r1
 800527a:	6123      	str	r3, [r4, #16]
 800527c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800527e:	f04f 0900 	mov.w	r9, #0
 8005282:	e7db      	b.n	800523c <_printf_float+0x154>
 8005284:	b913      	cbnz	r3, 800528c <_printf_float+0x1a4>
 8005286:	6822      	ldr	r2, [r4, #0]
 8005288:	07d2      	lsls	r2, r2, #31
 800528a:	d501      	bpl.n	8005290 <_printf_float+0x1a8>
 800528c:	3302      	adds	r3, #2
 800528e:	e7f4      	b.n	800527a <_printf_float+0x192>
 8005290:	2301      	movs	r3, #1
 8005292:	e7f2      	b.n	800527a <_printf_float+0x192>
 8005294:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005298:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800529a:	4299      	cmp	r1, r3
 800529c:	db05      	blt.n	80052aa <_printf_float+0x1c2>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	6121      	str	r1, [r4, #16]
 80052a2:	07d8      	lsls	r0, r3, #31
 80052a4:	d5ea      	bpl.n	800527c <_printf_float+0x194>
 80052a6:	1c4b      	adds	r3, r1, #1
 80052a8:	e7e7      	b.n	800527a <_printf_float+0x192>
 80052aa:	2900      	cmp	r1, #0
 80052ac:	bfd4      	ite	le
 80052ae:	f1c1 0202 	rsble	r2, r1, #2
 80052b2:	2201      	movgt	r2, #1
 80052b4:	4413      	add	r3, r2
 80052b6:	e7e0      	b.n	800527a <_printf_float+0x192>
 80052b8:	6823      	ldr	r3, [r4, #0]
 80052ba:	055a      	lsls	r2, r3, #21
 80052bc:	d407      	bmi.n	80052ce <_printf_float+0x1e6>
 80052be:	6923      	ldr	r3, [r4, #16]
 80052c0:	4642      	mov	r2, r8
 80052c2:	4631      	mov	r1, r6
 80052c4:	4628      	mov	r0, r5
 80052c6:	47b8      	blx	r7
 80052c8:	3001      	adds	r0, #1
 80052ca:	d12b      	bne.n	8005324 <_printf_float+0x23c>
 80052cc:	e767      	b.n	800519e <_printf_float+0xb6>
 80052ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80052d2:	f240 80dd 	bls.w	8005490 <_printf_float+0x3a8>
 80052d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80052da:	2200      	movs	r2, #0
 80052dc:	2300      	movs	r3, #0
 80052de:	f7fb fc03 	bl	8000ae8 <__aeabi_dcmpeq>
 80052e2:	2800      	cmp	r0, #0
 80052e4:	d033      	beq.n	800534e <_printf_float+0x266>
 80052e6:	4a37      	ldr	r2, [pc, #220]	@ (80053c4 <_printf_float+0x2dc>)
 80052e8:	2301      	movs	r3, #1
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f af54 	beq.w	800519e <_printf_float+0xb6>
 80052f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80052fa:	4543      	cmp	r3, r8
 80052fc:	db02      	blt.n	8005304 <_printf_float+0x21c>
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	07d8      	lsls	r0, r3, #31
 8005302:	d50f      	bpl.n	8005324 <_printf_float+0x23c>
 8005304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005308:	4631      	mov	r1, r6
 800530a:	4628      	mov	r0, r5
 800530c:	47b8      	blx	r7
 800530e:	3001      	adds	r0, #1
 8005310:	f43f af45 	beq.w	800519e <_printf_float+0xb6>
 8005314:	f04f 0900 	mov.w	r9, #0
 8005318:	f108 38ff 	add.w	r8, r8, #4294967295
 800531c:	f104 0a1a 	add.w	sl, r4, #26
 8005320:	45c8      	cmp	r8, r9
 8005322:	dc09      	bgt.n	8005338 <_printf_float+0x250>
 8005324:	6823      	ldr	r3, [r4, #0]
 8005326:	079b      	lsls	r3, r3, #30
 8005328:	f100 8103 	bmi.w	8005532 <_printf_float+0x44a>
 800532c:	68e0      	ldr	r0, [r4, #12]
 800532e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005330:	4298      	cmp	r0, r3
 8005332:	bfb8      	it	lt
 8005334:	4618      	movlt	r0, r3
 8005336:	e734      	b.n	80051a2 <_printf_float+0xba>
 8005338:	2301      	movs	r3, #1
 800533a:	4652      	mov	r2, sl
 800533c:	4631      	mov	r1, r6
 800533e:	4628      	mov	r0, r5
 8005340:	47b8      	blx	r7
 8005342:	3001      	adds	r0, #1
 8005344:	f43f af2b 	beq.w	800519e <_printf_float+0xb6>
 8005348:	f109 0901 	add.w	r9, r9, #1
 800534c:	e7e8      	b.n	8005320 <_printf_float+0x238>
 800534e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005350:	2b00      	cmp	r3, #0
 8005352:	dc39      	bgt.n	80053c8 <_printf_float+0x2e0>
 8005354:	4a1b      	ldr	r2, [pc, #108]	@ (80053c4 <_printf_float+0x2dc>)
 8005356:	2301      	movs	r3, #1
 8005358:	4631      	mov	r1, r6
 800535a:	4628      	mov	r0, r5
 800535c:	47b8      	blx	r7
 800535e:	3001      	adds	r0, #1
 8005360:	f43f af1d 	beq.w	800519e <_printf_float+0xb6>
 8005364:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005368:	ea59 0303 	orrs.w	r3, r9, r3
 800536c:	d102      	bne.n	8005374 <_printf_float+0x28c>
 800536e:	6823      	ldr	r3, [r4, #0]
 8005370:	07d9      	lsls	r1, r3, #31
 8005372:	d5d7      	bpl.n	8005324 <_printf_float+0x23c>
 8005374:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005378:	4631      	mov	r1, r6
 800537a:	4628      	mov	r0, r5
 800537c:	47b8      	blx	r7
 800537e:	3001      	adds	r0, #1
 8005380:	f43f af0d 	beq.w	800519e <_printf_float+0xb6>
 8005384:	f04f 0a00 	mov.w	sl, #0
 8005388:	f104 0b1a 	add.w	fp, r4, #26
 800538c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800538e:	425b      	negs	r3, r3
 8005390:	4553      	cmp	r3, sl
 8005392:	dc01      	bgt.n	8005398 <_printf_float+0x2b0>
 8005394:	464b      	mov	r3, r9
 8005396:	e793      	b.n	80052c0 <_printf_float+0x1d8>
 8005398:	2301      	movs	r3, #1
 800539a:	465a      	mov	r2, fp
 800539c:	4631      	mov	r1, r6
 800539e:	4628      	mov	r0, r5
 80053a0:	47b8      	blx	r7
 80053a2:	3001      	adds	r0, #1
 80053a4:	f43f aefb 	beq.w	800519e <_printf_float+0xb6>
 80053a8:	f10a 0a01 	add.w	sl, sl, #1
 80053ac:	e7ee      	b.n	800538c <_printf_float+0x2a4>
 80053ae:	bf00      	nop
 80053b0:	7fefffff 	.word	0x7fefffff
 80053b4:	080097d0 	.word	0x080097d0
 80053b8:	080097cc 	.word	0x080097cc
 80053bc:	080097d8 	.word	0x080097d8
 80053c0:	080097d4 	.word	0x080097d4
 80053c4:	080097dc 	.word	0x080097dc
 80053c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80053ce:	4553      	cmp	r3, sl
 80053d0:	bfa8      	it	ge
 80053d2:	4653      	movge	r3, sl
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	4699      	mov	r9, r3
 80053d8:	dc36      	bgt.n	8005448 <_printf_float+0x360>
 80053da:	f04f 0b00 	mov.w	fp, #0
 80053de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053e2:	f104 021a 	add.w	r2, r4, #26
 80053e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053e8:	9306      	str	r3, [sp, #24]
 80053ea:	eba3 0309 	sub.w	r3, r3, r9
 80053ee:	455b      	cmp	r3, fp
 80053f0:	dc31      	bgt.n	8005456 <_printf_float+0x36e>
 80053f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053f4:	459a      	cmp	sl, r3
 80053f6:	dc3a      	bgt.n	800546e <_printf_float+0x386>
 80053f8:	6823      	ldr	r3, [r4, #0]
 80053fa:	07da      	lsls	r2, r3, #31
 80053fc:	d437      	bmi.n	800546e <_printf_float+0x386>
 80053fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005400:	ebaa 0903 	sub.w	r9, sl, r3
 8005404:	9b06      	ldr	r3, [sp, #24]
 8005406:	ebaa 0303 	sub.w	r3, sl, r3
 800540a:	4599      	cmp	r9, r3
 800540c:	bfa8      	it	ge
 800540e:	4699      	movge	r9, r3
 8005410:	f1b9 0f00 	cmp.w	r9, #0
 8005414:	dc33      	bgt.n	800547e <_printf_float+0x396>
 8005416:	f04f 0800 	mov.w	r8, #0
 800541a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800541e:	f104 0b1a 	add.w	fp, r4, #26
 8005422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005424:	ebaa 0303 	sub.w	r3, sl, r3
 8005428:	eba3 0309 	sub.w	r3, r3, r9
 800542c:	4543      	cmp	r3, r8
 800542e:	f77f af79 	ble.w	8005324 <_printf_float+0x23c>
 8005432:	2301      	movs	r3, #1
 8005434:	465a      	mov	r2, fp
 8005436:	4631      	mov	r1, r6
 8005438:	4628      	mov	r0, r5
 800543a:	47b8      	blx	r7
 800543c:	3001      	adds	r0, #1
 800543e:	f43f aeae 	beq.w	800519e <_printf_float+0xb6>
 8005442:	f108 0801 	add.w	r8, r8, #1
 8005446:	e7ec      	b.n	8005422 <_printf_float+0x33a>
 8005448:	4642      	mov	r2, r8
 800544a:	4631      	mov	r1, r6
 800544c:	4628      	mov	r0, r5
 800544e:	47b8      	blx	r7
 8005450:	3001      	adds	r0, #1
 8005452:	d1c2      	bne.n	80053da <_printf_float+0x2f2>
 8005454:	e6a3      	b.n	800519e <_printf_float+0xb6>
 8005456:	2301      	movs	r3, #1
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	9206      	str	r2, [sp, #24]
 800545e:	47b8      	blx	r7
 8005460:	3001      	adds	r0, #1
 8005462:	f43f ae9c 	beq.w	800519e <_printf_float+0xb6>
 8005466:	9a06      	ldr	r2, [sp, #24]
 8005468:	f10b 0b01 	add.w	fp, fp, #1
 800546c:	e7bb      	b.n	80053e6 <_printf_float+0x2fe>
 800546e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005472:	4631      	mov	r1, r6
 8005474:	4628      	mov	r0, r5
 8005476:	47b8      	blx	r7
 8005478:	3001      	adds	r0, #1
 800547a:	d1c0      	bne.n	80053fe <_printf_float+0x316>
 800547c:	e68f      	b.n	800519e <_printf_float+0xb6>
 800547e:	9a06      	ldr	r2, [sp, #24]
 8005480:	464b      	mov	r3, r9
 8005482:	4442      	add	r2, r8
 8005484:	4631      	mov	r1, r6
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	d1c3      	bne.n	8005416 <_printf_float+0x32e>
 800548e:	e686      	b.n	800519e <_printf_float+0xb6>
 8005490:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005494:	f1ba 0f01 	cmp.w	sl, #1
 8005498:	dc01      	bgt.n	800549e <_printf_float+0x3b6>
 800549a:	07db      	lsls	r3, r3, #31
 800549c:	d536      	bpl.n	800550c <_printf_float+0x424>
 800549e:	2301      	movs	r3, #1
 80054a0:	4642      	mov	r2, r8
 80054a2:	4631      	mov	r1, r6
 80054a4:	4628      	mov	r0, r5
 80054a6:	47b8      	blx	r7
 80054a8:	3001      	adds	r0, #1
 80054aa:	f43f ae78 	beq.w	800519e <_printf_float+0xb6>
 80054ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054b2:	4631      	mov	r1, r6
 80054b4:	4628      	mov	r0, r5
 80054b6:	47b8      	blx	r7
 80054b8:	3001      	adds	r0, #1
 80054ba:	f43f ae70 	beq.w	800519e <_printf_float+0xb6>
 80054be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054c2:	2200      	movs	r2, #0
 80054c4:	2300      	movs	r3, #0
 80054c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80054ca:	f7fb fb0d 	bl	8000ae8 <__aeabi_dcmpeq>
 80054ce:	b9c0      	cbnz	r0, 8005502 <_printf_float+0x41a>
 80054d0:	4653      	mov	r3, sl
 80054d2:	f108 0201 	add.w	r2, r8, #1
 80054d6:	4631      	mov	r1, r6
 80054d8:	4628      	mov	r0, r5
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	d10c      	bne.n	80054fa <_printf_float+0x412>
 80054e0:	e65d      	b.n	800519e <_printf_float+0xb6>
 80054e2:	2301      	movs	r3, #1
 80054e4:	465a      	mov	r2, fp
 80054e6:	4631      	mov	r1, r6
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b8      	blx	r7
 80054ec:	3001      	adds	r0, #1
 80054ee:	f43f ae56 	beq.w	800519e <_printf_float+0xb6>
 80054f2:	f108 0801 	add.w	r8, r8, #1
 80054f6:	45d0      	cmp	r8, sl
 80054f8:	dbf3      	blt.n	80054e2 <_printf_float+0x3fa>
 80054fa:	464b      	mov	r3, r9
 80054fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005500:	e6df      	b.n	80052c2 <_printf_float+0x1da>
 8005502:	f04f 0800 	mov.w	r8, #0
 8005506:	f104 0b1a 	add.w	fp, r4, #26
 800550a:	e7f4      	b.n	80054f6 <_printf_float+0x40e>
 800550c:	2301      	movs	r3, #1
 800550e:	4642      	mov	r2, r8
 8005510:	e7e1      	b.n	80054d6 <_printf_float+0x3ee>
 8005512:	2301      	movs	r3, #1
 8005514:	464a      	mov	r2, r9
 8005516:	4631      	mov	r1, r6
 8005518:	4628      	mov	r0, r5
 800551a:	47b8      	blx	r7
 800551c:	3001      	adds	r0, #1
 800551e:	f43f ae3e 	beq.w	800519e <_printf_float+0xb6>
 8005522:	f108 0801 	add.w	r8, r8, #1
 8005526:	68e3      	ldr	r3, [r4, #12]
 8005528:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800552a:	1a5b      	subs	r3, r3, r1
 800552c:	4543      	cmp	r3, r8
 800552e:	dcf0      	bgt.n	8005512 <_printf_float+0x42a>
 8005530:	e6fc      	b.n	800532c <_printf_float+0x244>
 8005532:	f04f 0800 	mov.w	r8, #0
 8005536:	f104 0919 	add.w	r9, r4, #25
 800553a:	e7f4      	b.n	8005526 <_printf_float+0x43e>

0800553c <_printf_common>:
 800553c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005540:	4616      	mov	r6, r2
 8005542:	4698      	mov	r8, r3
 8005544:	688a      	ldr	r2, [r1, #8]
 8005546:	690b      	ldr	r3, [r1, #16]
 8005548:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800554c:	4293      	cmp	r3, r2
 800554e:	bfb8      	it	lt
 8005550:	4613      	movlt	r3, r2
 8005552:	6033      	str	r3, [r6, #0]
 8005554:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005558:	4607      	mov	r7, r0
 800555a:	460c      	mov	r4, r1
 800555c:	b10a      	cbz	r2, 8005562 <_printf_common+0x26>
 800555e:	3301      	adds	r3, #1
 8005560:	6033      	str	r3, [r6, #0]
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	0699      	lsls	r1, r3, #26
 8005566:	bf42      	ittt	mi
 8005568:	6833      	ldrmi	r3, [r6, #0]
 800556a:	3302      	addmi	r3, #2
 800556c:	6033      	strmi	r3, [r6, #0]
 800556e:	6825      	ldr	r5, [r4, #0]
 8005570:	f015 0506 	ands.w	r5, r5, #6
 8005574:	d106      	bne.n	8005584 <_printf_common+0x48>
 8005576:	f104 0a19 	add.w	sl, r4, #25
 800557a:	68e3      	ldr	r3, [r4, #12]
 800557c:	6832      	ldr	r2, [r6, #0]
 800557e:	1a9b      	subs	r3, r3, r2
 8005580:	42ab      	cmp	r3, r5
 8005582:	dc26      	bgt.n	80055d2 <_printf_common+0x96>
 8005584:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005588:	6822      	ldr	r2, [r4, #0]
 800558a:	3b00      	subs	r3, #0
 800558c:	bf18      	it	ne
 800558e:	2301      	movne	r3, #1
 8005590:	0692      	lsls	r2, r2, #26
 8005592:	d42b      	bmi.n	80055ec <_printf_common+0xb0>
 8005594:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005598:	4641      	mov	r1, r8
 800559a:	4638      	mov	r0, r7
 800559c:	47c8      	blx	r9
 800559e:	3001      	adds	r0, #1
 80055a0:	d01e      	beq.n	80055e0 <_printf_common+0xa4>
 80055a2:	6823      	ldr	r3, [r4, #0]
 80055a4:	6922      	ldr	r2, [r4, #16]
 80055a6:	f003 0306 	and.w	r3, r3, #6
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	bf02      	ittt	eq
 80055ae:	68e5      	ldreq	r5, [r4, #12]
 80055b0:	6833      	ldreq	r3, [r6, #0]
 80055b2:	1aed      	subeq	r5, r5, r3
 80055b4:	68a3      	ldr	r3, [r4, #8]
 80055b6:	bf0c      	ite	eq
 80055b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055bc:	2500      	movne	r5, #0
 80055be:	4293      	cmp	r3, r2
 80055c0:	bfc4      	itt	gt
 80055c2:	1a9b      	subgt	r3, r3, r2
 80055c4:	18ed      	addgt	r5, r5, r3
 80055c6:	2600      	movs	r6, #0
 80055c8:	341a      	adds	r4, #26
 80055ca:	42b5      	cmp	r5, r6
 80055cc:	d11a      	bne.n	8005604 <_printf_common+0xc8>
 80055ce:	2000      	movs	r0, #0
 80055d0:	e008      	b.n	80055e4 <_printf_common+0xa8>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4652      	mov	r2, sl
 80055d6:	4641      	mov	r1, r8
 80055d8:	4638      	mov	r0, r7
 80055da:	47c8      	blx	r9
 80055dc:	3001      	adds	r0, #1
 80055de:	d103      	bne.n	80055e8 <_printf_common+0xac>
 80055e0:	f04f 30ff 	mov.w	r0, #4294967295
 80055e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055e8:	3501      	adds	r5, #1
 80055ea:	e7c6      	b.n	800557a <_printf_common+0x3e>
 80055ec:	18e1      	adds	r1, r4, r3
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	2030      	movs	r0, #48	@ 0x30
 80055f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055f6:	4422      	add	r2, r4
 80055f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005600:	3302      	adds	r3, #2
 8005602:	e7c7      	b.n	8005594 <_printf_common+0x58>
 8005604:	2301      	movs	r3, #1
 8005606:	4622      	mov	r2, r4
 8005608:	4641      	mov	r1, r8
 800560a:	4638      	mov	r0, r7
 800560c:	47c8      	blx	r9
 800560e:	3001      	adds	r0, #1
 8005610:	d0e6      	beq.n	80055e0 <_printf_common+0xa4>
 8005612:	3601      	adds	r6, #1
 8005614:	e7d9      	b.n	80055ca <_printf_common+0x8e>
	...

08005618 <_printf_i>:
 8005618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800561c:	7e0f      	ldrb	r7, [r1, #24]
 800561e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005620:	2f78      	cmp	r7, #120	@ 0x78
 8005622:	4691      	mov	r9, r2
 8005624:	4680      	mov	r8, r0
 8005626:	460c      	mov	r4, r1
 8005628:	469a      	mov	sl, r3
 800562a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800562e:	d807      	bhi.n	8005640 <_printf_i+0x28>
 8005630:	2f62      	cmp	r7, #98	@ 0x62
 8005632:	d80a      	bhi.n	800564a <_printf_i+0x32>
 8005634:	2f00      	cmp	r7, #0
 8005636:	f000 80d1 	beq.w	80057dc <_printf_i+0x1c4>
 800563a:	2f58      	cmp	r7, #88	@ 0x58
 800563c:	f000 80b8 	beq.w	80057b0 <_printf_i+0x198>
 8005640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005648:	e03a      	b.n	80056c0 <_printf_i+0xa8>
 800564a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800564e:	2b15      	cmp	r3, #21
 8005650:	d8f6      	bhi.n	8005640 <_printf_i+0x28>
 8005652:	a101      	add	r1, pc, #4	@ (adr r1, 8005658 <_printf_i+0x40>)
 8005654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005658:	080056b1 	.word	0x080056b1
 800565c:	080056c5 	.word	0x080056c5
 8005660:	08005641 	.word	0x08005641
 8005664:	08005641 	.word	0x08005641
 8005668:	08005641 	.word	0x08005641
 800566c:	08005641 	.word	0x08005641
 8005670:	080056c5 	.word	0x080056c5
 8005674:	08005641 	.word	0x08005641
 8005678:	08005641 	.word	0x08005641
 800567c:	08005641 	.word	0x08005641
 8005680:	08005641 	.word	0x08005641
 8005684:	080057c3 	.word	0x080057c3
 8005688:	080056ef 	.word	0x080056ef
 800568c:	0800577d 	.word	0x0800577d
 8005690:	08005641 	.word	0x08005641
 8005694:	08005641 	.word	0x08005641
 8005698:	080057e5 	.word	0x080057e5
 800569c:	08005641 	.word	0x08005641
 80056a0:	080056ef 	.word	0x080056ef
 80056a4:	08005641 	.word	0x08005641
 80056a8:	08005641 	.word	0x08005641
 80056ac:	08005785 	.word	0x08005785
 80056b0:	6833      	ldr	r3, [r6, #0]
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6032      	str	r2, [r6, #0]
 80056b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056c0:	2301      	movs	r3, #1
 80056c2:	e09c      	b.n	80057fe <_printf_i+0x1e6>
 80056c4:	6833      	ldr	r3, [r6, #0]
 80056c6:	6820      	ldr	r0, [r4, #0]
 80056c8:	1d19      	adds	r1, r3, #4
 80056ca:	6031      	str	r1, [r6, #0]
 80056cc:	0606      	lsls	r6, r0, #24
 80056ce:	d501      	bpl.n	80056d4 <_printf_i+0xbc>
 80056d0:	681d      	ldr	r5, [r3, #0]
 80056d2:	e003      	b.n	80056dc <_printf_i+0xc4>
 80056d4:	0645      	lsls	r5, r0, #25
 80056d6:	d5fb      	bpl.n	80056d0 <_printf_i+0xb8>
 80056d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056dc:	2d00      	cmp	r5, #0
 80056de:	da03      	bge.n	80056e8 <_printf_i+0xd0>
 80056e0:	232d      	movs	r3, #45	@ 0x2d
 80056e2:	426d      	negs	r5, r5
 80056e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056e8:	4858      	ldr	r0, [pc, #352]	@ (800584c <_printf_i+0x234>)
 80056ea:	230a      	movs	r3, #10
 80056ec:	e011      	b.n	8005712 <_printf_i+0xfa>
 80056ee:	6821      	ldr	r1, [r4, #0]
 80056f0:	6833      	ldr	r3, [r6, #0]
 80056f2:	0608      	lsls	r0, r1, #24
 80056f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80056f8:	d402      	bmi.n	8005700 <_printf_i+0xe8>
 80056fa:	0649      	lsls	r1, r1, #25
 80056fc:	bf48      	it	mi
 80056fe:	b2ad      	uxthmi	r5, r5
 8005700:	2f6f      	cmp	r7, #111	@ 0x6f
 8005702:	4852      	ldr	r0, [pc, #328]	@ (800584c <_printf_i+0x234>)
 8005704:	6033      	str	r3, [r6, #0]
 8005706:	bf14      	ite	ne
 8005708:	230a      	movne	r3, #10
 800570a:	2308      	moveq	r3, #8
 800570c:	2100      	movs	r1, #0
 800570e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005712:	6866      	ldr	r6, [r4, #4]
 8005714:	60a6      	str	r6, [r4, #8]
 8005716:	2e00      	cmp	r6, #0
 8005718:	db05      	blt.n	8005726 <_printf_i+0x10e>
 800571a:	6821      	ldr	r1, [r4, #0]
 800571c:	432e      	orrs	r6, r5
 800571e:	f021 0104 	bic.w	r1, r1, #4
 8005722:	6021      	str	r1, [r4, #0]
 8005724:	d04b      	beq.n	80057be <_printf_i+0x1a6>
 8005726:	4616      	mov	r6, r2
 8005728:	fbb5 f1f3 	udiv	r1, r5, r3
 800572c:	fb03 5711 	mls	r7, r3, r1, r5
 8005730:	5dc7      	ldrb	r7, [r0, r7]
 8005732:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005736:	462f      	mov	r7, r5
 8005738:	42bb      	cmp	r3, r7
 800573a:	460d      	mov	r5, r1
 800573c:	d9f4      	bls.n	8005728 <_printf_i+0x110>
 800573e:	2b08      	cmp	r3, #8
 8005740:	d10b      	bne.n	800575a <_printf_i+0x142>
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	07df      	lsls	r7, r3, #31
 8005746:	d508      	bpl.n	800575a <_printf_i+0x142>
 8005748:	6923      	ldr	r3, [r4, #16]
 800574a:	6861      	ldr	r1, [r4, #4]
 800574c:	4299      	cmp	r1, r3
 800574e:	bfde      	ittt	le
 8005750:	2330      	movle	r3, #48	@ 0x30
 8005752:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005756:	f106 36ff 	addle.w	r6, r6, #4294967295
 800575a:	1b92      	subs	r2, r2, r6
 800575c:	6122      	str	r2, [r4, #16]
 800575e:	f8cd a000 	str.w	sl, [sp]
 8005762:	464b      	mov	r3, r9
 8005764:	aa03      	add	r2, sp, #12
 8005766:	4621      	mov	r1, r4
 8005768:	4640      	mov	r0, r8
 800576a:	f7ff fee7 	bl	800553c <_printf_common>
 800576e:	3001      	adds	r0, #1
 8005770:	d14a      	bne.n	8005808 <_printf_i+0x1f0>
 8005772:	f04f 30ff 	mov.w	r0, #4294967295
 8005776:	b004      	add	sp, #16
 8005778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	f043 0320 	orr.w	r3, r3, #32
 8005782:	6023      	str	r3, [r4, #0]
 8005784:	4832      	ldr	r0, [pc, #200]	@ (8005850 <_printf_i+0x238>)
 8005786:	2778      	movs	r7, #120	@ 0x78
 8005788:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800578c:	6823      	ldr	r3, [r4, #0]
 800578e:	6831      	ldr	r1, [r6, #0]
 8005790:	061f      	lsls	r7, r3, #24
 8005792:	f851 5b04 	ldr.w	r5, [r1], #4
 8005796:	d402      	bmi.n	800579e <_printf_i+0x186>
 8005798:	065f      	lsls	r7, r3, #25
 800579a:	bf48      	it	mi
 800579c:	b2ad      	uxthmi	r5, r5
 800579e:	6031      	str	r1, [r6, #0]
 80057a0:	07d9      	lsls	r1, r3, #31
 80057a2:	bf44      	itt	mi
 80057a4:	f043 0320 	orrmi.w	r3, r3, #32
 80057a8:	6023      	strmi	r3, [r4, #0]
 80057aa:	b11d      	cbz	r5, 80057b4 <_printf_i+0x19c>
 80057ac:	2310      	movs	r3, #16
 80057ae:	e7ad      	b.n	800570c <_printf_i+0xf4>
 80057b0:	4826      	ldr	r0, [pc, #152]	@ (800584c <_printf_i+0x234>)
 80057b2:	e7e9      	b.n	8005788 <_printf_i+0x170>
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	f023 0320 	bic.w	r3, r3, #32
 80057ba:	6023      	str	r3, [r4, #0]
 80057bc:	e7f6      	b.n	80057ac <_printf_i+0x194>
 80057be:	4616      	mov	r6, r2
 80057c0:	e7bd      	b.n	800573e <_printf_i+0x126>
 80057c2:	6833      	ldr	r3, [r6, #0]
 80057c4:	6825      	ldr	r5, [r4, #0]
 80057c6:	6961      	ldr	r1, [r4, #20]
 80057c8:	1d18      	adds	r0, r3, #4
 80057ca:	6030      	str	r0, [r6, #0]
 80057cc:	062e      	lsls	r6, r5, #24
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	d501      	bpl.n	80057d6 <_printf_i+0x1be>
 80057d2:	6019      	str	r1, [r3, #0]
 80057d4:	e002      	b.n	80057dc <_printf_i+0x1c4>
 80057d6:	0668      	lsls	r0, r5, #25
 80057d8:	d5fb      	bpl.n	80057d2 <_printf_i+0x1ba>
 80057da:	8019      	strh	r1, [r3, #0]
 80057dc:	2300      	movs	r3, #0
 80057de:	6123      	str	r3, [r4, #16]
 80057e0:	4616      	mov	r6, r2
 80057e2:	e7bc      	b.n	800575e <_printf_i+0x146>
 80057e4:	6833      	ldr	r3, [r6, #0]
 80057e6:	1d1a      	adds	r2, r3, #4
 80057e8:	6032      	str	r2, [r6, #0]
 80057ea:	681e      	ldr	r6, [r3, #0]
 80057ec:	6862      	ldr	r2, [r4, #4]
 80057ee:	2100      	movs	r1, #0
 80057f0:	4630      	mov	r0, r6
 80057f2:	f7fa fcfd 	bl	80001f0 <memchr>
 80057f6:	b108      	cbz	r0, 80057fc <_printf_i+0x1e4>
 80057f8:	1b80      	subs	r0, r0, r6
 80057fa:	6060      	str	r0, [r4, #4]
 80057fc:	6863      	ldr	r3, [r4, #4]
 80057fe:	6123      	str	r3, [r4, #16]
 8005800:	2300      	movs	r3, #0
 8005802:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005806:	e7aa      	b.n	800575e <_printf_i+0x146>
 8005808:	6923      	ldr	r3, [r4, #16]
 800580a:	4632      	mov	r2, r6
 800580c:	4649      	mov	r1, r9
 800580e:	4640      	mov	r0, r8
 8005810:	47d0      	blx	sl
 8005812:	3001      	adds	r0, #1
 8005814:	d0ad      	beq.n	8005772 <_printf_i+0x15a>
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	079b      	lsls	r3, r3, #30
 800581a:	d413      	bmi.n	8005844 <_printf_i+0x22c>
 800581c:	68e0      	ldr	r0, [r4, #12]
 800581e:	9b03      	ldr	r3, [sp, #12]
 8005820:	4298      	cmp	r0, r3
 8005822:	bfb8      	it	lt
 8005824:	4618      	movlt	r0, r3
 8005826:	e7a6      	b.n	8005776 <_printf_i+0x15e>
 8005828:	2301      	movs	r3, #1
 800582a:	4632      	mov	r2, r6
 800582c:	4649      	mov	r1, r9
 800582e:	4640      	mov	r0, r8
 8005830:	47d0      	blx	sl
 8005832:	3001      	adds	r0, #1
 8005834:	d09d      	beq.n	8005772 <_printf_i+0x15a>
 8005836:	3501      	adds	r5, #1
 8005838:	68e3      	ldr	r3, [r4, #12]
 800583a:	9903      	ldr	r1, [sp, #12]
 800583c:	1a5b      	subs	r3, r3, r1
 800583e:	42ab      	cmp	r3, r5
 8005840:	dcf2      	bgt.n	8005828 <_printf_i+0x210>
 8005842:	e7eb      	b.n	800581c <_printf_i+0x204>
 8005844:	2500      	movs	r5, #0
 8005846:	f104 0619 	add.w	r6, r4, #25
 800584a:	e7f5      	b.n	8005838 <_printf_i+0x220>
 800584c:	080097de 	.word	0x080097de
 8005850:	080097ef 	.word	0x080097ef

08005854 <_scanf_float>:
 8005854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005858:	b087      	sub	sp, #28
 800585a:	4691      	mov	r9, r2
 800585c:	9303      	str	r3, [sp, #12]
 800585e:	688b      	ldr	r3, [r1, #8]
 8005860:	1e5a      	subs	r2, r3, #1
 8005862:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005866:	bf81      	itttt	hi
 8005868:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800586c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005870:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005874:	608b      	strhi	r3, [r1, #8]
 8005876:	680b      	ldr	r3, [r1, #0]
 8005878:	460a      	mov	r2, r1
 800587a:	f04f 0500 	mov.w	r5, #0
 800587e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005882:	f842 3b1c 	str.w	r3, [r2], #28
 8005886:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800588a:	4680      	mov	r8, r0
 800588c:	460c      	mov	r4, r1
 800588e:	bf98      	it	ls
 8005890:	f04f 0b00 	movls.w	fp, #0
 8005894:	9201      	str	r2, [sp, #4]
 8005896:	4616      	mov	r6, r2
 8005898:	46aa      	mov	sl, r5
 800589a:	462f      	mov	r7, r5
 800589c:	9502      	str	r5, [sp, #8]
 800589e:	68a2      	ldr	r2, [r4, #8]
 80058a0:	b15a      	cbz	r2, 80058ba <_scanf_float+0x66>
 80058a2:	f8d9 3000 	ldr.w	r3, [r9]
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	2b4e      	cmp	r3, #78	@ 0x4e
 80058aa:	d863      	bhi.n	8005974 <_scanf_float+0x120>
 80058ac:	2b40      	cmp	r3, #64	@ 0x40
 80058ae:	d83b      	bhi.n	8005928 <_scanf_float+0xd4>
 80058b0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80058b4:	b2c8      	uxtb	r0, r1
 80058b6:	280e      	cmp	r0, #14
 80058b8:	d939      	bls.n	800592e <_scanf_float+0xda>
 80058ba:	b11f      	cbz	r7, 80058c4 <_scanf_float+0x70>
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058c2:	6023      	str	r3, [r4, #0]
 80058c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058c8:	f1ba 0f01 	cmp.w	sl, #1
 80058cc:	f200 8114 	bhi.w	8005af8 <_scanf_float+0x2a4>
 80058d0:	9b01      	ldr	r3, [sp, #4]
 80058d2:	429e      	cmp	r6, r3
 80058d4:	f200 8105 	bhi.w	8005ae2 <_scanf_float+0x28e>
 80058d8:	2001      	movs	r0, #1
 80058da:	b007      	add	sp, #28
 80058dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80058e4:	2a0d      	cmp	r2, #13
 80058e6:	d8e8      	bhi.n	80058ba <_scanf_float+0x66>
 80058e8:	a101      	add	r1, pc, #4	@ (adr r1, 80058f0 <_scanf_float+0x9c>)
 80058ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80058ee:	bf00      	nop
 80058f0:	08005a39 	.word	0x08005a39
 80058f4:	080058bb 	.word	0x080058bb
 80058f8:	080058bb 	.word	0x080058bb
 80058fc:	080058bb 	.word	0x080058bb
 8005900:	08005a95 	.word	0x08005a95
 8005904:	08005a6f 	.word	0x08005a6f
 8005908:	080058bb 	.word	0x080058bb
 800590c:	080058bb 	.word	0x080058bb
 8005910:	08005a47 	.word	0x08005a47
 8005914:	080058bb 	.word	0x080058bb
 8005918:	080058bb 	.word	0x080058bb
 800591c:	080058bb 	.word	0x080058bb
 8005920:	080058bb 	.word	0x080058bb
 8005924:	08005a03 	.word	0x08005a03
 8005928:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800592c:	e7da      	b.n	80058e4 <_scanf_float+0x90>
 800592e:	290e      	cmp	r1, #14
 8005930:	d8c3      	bhi.n	80058ba <_scanf_float+0x66>
 8005932:	a001      	add	r0, pc, #4	@ (adr r0, 8005938 <_scanf_float+0xe4>)
 8005934:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005938:	080059f3 	.word	0x080059f3
 800593c:	080058bb 	.word	0x080058bb
 8005940:	080059f3 	.word	0x080059f3
 8005944:	08005a83 	.word	0x08005a83
 8005948:	080058bb 	.word	0x080058bb
 800594c:	08005995 	.word	0x08005995
 8005950:	080059d9 	.word	0x080059d9
 8005954:	080059d9 	.word	0x080059d9
 8005958:	080059d9 	.word	0x080059d9
 800595c:	080059d9 	.word	0x080059d9
 8005960:	080059d9 	.word	0x080059d9
 8005964:	080059d9 	.word	0x080059d9
 8005968:	080059d9 	.word	0x080059d9
 800596c:	080059d9 	.word	0x080059d9
 8005970:	080059d9 	.word	0x080059d9
 8005974:	2b6e      	cmp	r3, #110	@ 0x6e
 8005976:	d809      	bhi.n	800598c <_scanf_float+0x138>
 8005978:	2b60      	cmp	r3, #96	@ 0x60
 800597a:	d8b1      	bhi.n	80058e0 <_scanf_float+0x8c>
 800597c:	2b54      	cmp	r3, #84	@ 0x54
 800597e:	d07b      	beq.n	8005a78 <_scanf_float+0x224>
 8005980:	2b59      	cmp	r3, #89	@ 0x59
 8005982:	d19a      	bne.n	80058ba <_scanf_float+0x66>
 8005984:	2d07      	cmp	r5, #7
 8005986:	d198      	bne.n	80058ba <_scanf_float+0x66>
 8005988:	2508      	movs	r5, #8
 800598a:	e02f      	b.n	80059ec <_scanf_float+0x198>
 800598c:	2b74      	cmp	r3, #116	@ 0x74
 800598e:	d073      	beq.n	8005a78 <_scanf_float+0x224>
 8005990:	2b79      	cmp	r3, #121	@ 0x79
 8005992:	e7f6      	b.n	8005982 <_scanf_float+0x12e>
 8005994:	6821      	ldr	r1, [r4, #0]
 8005996:	05c8      	lsls	r0, r1, #23
 8005998:	d51e      	bpl.n	80059d8 <_scanf_float+0x184>
 800599a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800599e:	6021      	str	r1, [r4, #0]
 80059a0:	3701      	adds	r7, #1
 80059a2:	f1bb 0f00 	cmp.w	fp, #0
 80059a6:	d003      	beq.n	80059b0 <_scanf_float+0x15c>
 80059a8:	3201      	adds	r2, #1
 80059aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059ae:	60a2      	str	r2, [r4, #8]
 80059b0:	68a3      	ldr	r3, [r4, #8]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	60a3      	str	r3, [r4, #8]
 80059b6:	6923      	ldr	r3, [r4, #16]
 80059b8:	3301      	adds	r3, #1
 80059ba:	6123      	str	r3, [r4, #16]
 80059bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80059c0:	3b01      	subs	r3, #1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f8c9 3004 	str.w	r3, [r9, #4]
 80059c8:	f340 8082 	ble.w	8005ad0 <_scanf_float+0x27c>
 80059cc:	f8d9 3000 	ldr.w	r3, [r9]
 80059d0:	3301      	adds	r3, #1
 80059d2:	f8c9 3000 	str.w	r3, [r9]
 80059d6:	e762      	b.n	800589e <_scanf_float+0x4a>
 80059d8:	eb1a 0105 	adds.w	r1, sl, r5
 80059dc:	f47f af6d 	bne.w	80058ba <_scanf_float+0x66>
 80059e0:	6822      	ldr	r2, [r4, #0]
 80059e2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80059e6:	6022      	str	r2, [r4, #0]
 80059e8:	460d      	mov	r5, r1
 80059ea:	468a      	mov	sl, r1
 80059ec:	f806 3b01 	strb.w	r3, [r6], #1
 80059f0:	e7de      	b.n	80059b0 <_scanf_float+0x15c>
 80059f2:	6822      	ldr	r2, [r4, #0]
 80059f4:	0610      	lsls	r0, r2, #24
 80059f6:	f57f af60 	bpl.w	80058ba <_scanf_float+0x66>
 80059fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80059fe:	6022      	str	r2, [r4, #0]
 8005a00:	e7f4      	b.n	80059ec <_scanf_float+0x198>
 8005a02:	f1ba 0f00 	cmp.w	sl, #0
 8005a06:	d10c      	bne.n	8005a22 <_scanf_float+0x1ce>
 8005a08:	b977      	cbnz	r7, 8005a28 <_scanf_float+0x1d4>
 8005a0a:	6822      	ldr	r2, [r4, #0]
 8005a0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005a10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005a14:	d108      	bne.n	8005a28 <_scanf_float+0x1d4>
 8005a16:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005a1a:	6022      	str	r2, [r4, #0]
 8005a1c:	f04f 0a01 	mov.w	sl, #1
 8005a20:	e7e4      	b.n	80059ec <_scanf_float+0x198>
 8005a22:	f1ba 0f02 	cmp.w	sl, #2
 8005a26:	d050      	beq.n	8005aca <_scanf_float+0x276>
 8005a28:	2d01      	cmp	r5, #1
 8005a2a:	d002      	beq.n	8005a32 <_scanf_float+0x1de>
 8005a2c:	2d04      	cmp	r5, #4
 8005a2e:	f47f af44 	bne.w	80058ba <_scanf_float+0x66>
 8005a32:	3501      	adds	r5, #1
 8005a34:	b2ed      	uxtb	r5, r5
 8005a36:	e7d9      	b.n	80059ec <_scanf_float+0x198>
 8005a38:	f1ba 0f01 	cmp.w	sl, #1
 8005a3c:	f47f af3d 	bne.w	80058ba <_scanf_float+0x66>
 8005a40:	f04f 0a02 	mov.w	sl, #2
 8005a44:	e7d2      	b.n	80059ec <_scanf_float+0x198>
 8005a46:	b975      	cbnz	r5, 8005a66 <_scanf_float+0x212>
 8005a48:	2f00      	cmp	r7, #0
 8005a4a:	f47f af37 	bne.w	80058bc <_scanf_float+0x68>
 8005a4e:	6822      	ldr	r2, [r4, #0]
 8005a50:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005a54:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005a58:	f040 8103 	bne.w	8005c62 <_scanf_float+0x40e>
 8005a5c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005a60:	6022      	str	r2, [r4, #0]
 8005a62:	2501      	movs	r5, #1
 8005a64:	e7c2      	b.n	80059ec <_scanf_float+0x198>
 8005a66:	2d03      	cmp	r5, #3
 8005a68:	d0e3      	beq.n	8005a32 <_scanf_float+0x1de>
 8005a6a:	2d05      	cmp	r5, #5
 8005a6c:	e7df      	b.n	8005a2e <_scanf_float+0x1da>
 8005a6e:	2d02      	cmp	r5, #2
 8005a70:	f47f af23 	bne.w	80058ba <_scanf_float+0x66>
 8005a74:	2503      	movs	r5, #3
 8005a76:	e7b9      	b.n	80059ec <_scanf_float+0x198>
 8005a78:	2d06      	cmp	r5, #6
 8005a7a:	f47f af1e 	bne.w	80058ba <_scanf_float+0x66>
 8005a7e:	2507      	movs	r5, #7
 8005a80:	e7b4      	b.n	80059ec <_scanf_float+0x198>
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	0591      	lsls	r1, r2, #22
 8005a86:	f57f af18 	bpl.w	80058ba <_scanf_float+0x66>
 8005a8a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005a8e:	6022      	str	r2, [r4, #0]
 8005a90:	9702      	str	r7, [sp, #8]
 8005a92:	e7ab      	b.n	80059ec <_scanf_float+0x198>
 8005a94:	6822      	ldr	r2, [r4, #0]
 8005a96:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005a9a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005a9e:	d005      	beq.n	8005aac <_scanf_float+0x258>
 8005aa0:	0550      	lsls	r0, r2, #21
 8005aa2:	f57f af0a 	bpl.w	80058ba <_scanf_float+0x66>
 8005aa6:	2f00      	cmp	r7, #0
 8005aa8:	f000 80db 	beq.w	8005c62 <_scanf_float+0x40e>
 8005aac:	0591      	lsls	r1, r2, #22
 8005aae:	bf58      	it	pl
 8005ab0:	9902      	ldrpl	r1, [sp, #8]
 8005ab2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005ab6:	bf58      	it	pl
 8005ab8:	1a79      	subpl	r1, r7, r1
 8005aba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005abe:	bf58      	it	pl
 8005ac0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005ac4:	6022      	str	r2, [r4, #0]
 8005ac6:	2700      	movs	r7, #0
 8005ac8:	e790      	b.n	80059ec <_scanf_float+0x198>
 8005aca:	f04f 0a03 	mov.w	sl, #3
 8005ace:	e78d      	b.n	80059ec <_scanf_float+0x198>
 8005ad0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	4640      	mov	r0, r8
 8005ad8:	4798      	blx	r3
 8005ada:	2800      	cmp	r0, #0
 8005adc:	f43f aedf 	beq.w	800589e <_scanf_float+0x4a>
 8005ae0:	e6eb      	b.n	80058ba <_scanf_float+0x66>
 8005ae2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ae6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005aea:	464a      	mov	r2, r9
 8005aec:	4640      	mov	r0, r8
 8005aee:	4798      	blx	r3
 8005af0:	6923      	ldr	r3, [r4, #16]
 8005af2:	3b01      	subs	r3, #1
 8005af4:	6123      	str	r3, [r4, #16]
 8005af6:	e6eb      	b.n	80058d0 <_scanf_float+0x7c>
 8005af8:	1e6b      	subs	r3, r5, #1
 8005afa:	2b06      	cmp	r3, #6
 8005afc:	d824      	bhi.n	8005b48 <_scanf_float+0x2f4>
 8005afe:	2d02      	cmp	r5, #2
 8005b00:	d836      	bhi.n	8005b70 <_scanf_float+0x31c>
 8005b02:	9b01      	ldr	r3, [sp, #4]
 8005b04:	429e      	cmp	r6, r3
 8005b06:	f67f aee7 	bls.w	80058d8 <_scanf_float+0x84>
 8005b0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005b0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005b12:	464a      	mov	r2, r9
 8005b14:	4640      	mov	r0, r8
 8005b16:	4798      	blx	r3
 8005b18:	6923      	ldr	r3, [r4, #16]
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	6123      	str	r3, [r4, #16]
 8005b1e:	e7f0      	b.n	8005b02 <_scanf_float+0x2ae>
 8005b20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005b24:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005b28:	464a      	mov	r2, r9
 8005b2a:	4640      	mov	r0, r8
 8005b2c:	4798      	blx	r3
 8005b2e:	6923      	ldr	r3, [r4, #16]
 8005b30:	3b01      	subs	r3, #1
 8005b32:	6123      	str	r3, [r4, #16]
 8005b34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b38:	fa5f fa8a 	uxtb.w	sl, sl
 8005b3c:	f1ba 0f02 	cmp.w	sl, #2
 8005b40:	d1ee      	bne.n	8005b20 <_scanf_float+0x2cc>
 8005b42:	3d03      	subs	r5, #3
 8005b44:	b2ed      	uxtb	r5, r5
 8005b46:	1b76      	subs	r6, r6, r5
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	05da      	lsls	r2, r3, #23
 8005b4c:	d530      	bpl.n	8005bb0 <_scanf_float+0x35c>
 8005b4e:	055b      	lsls	r3, r3, #21
 8005b50:	d511      	bpl.n	8005b76 <_scanf_float+0x322>
 8005b52:	9b01      	ldr	r3, [sp, #4]
 8005b54:	429e      	cmp	r6, r3
 8005b56:	f67f aebf 	bls.w	80058d8 <_scanf_float+0x84>
 8005b5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005b5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005b62:	464a      	mov	r2, r9
 8005b64:	4640      	mov	r0, r8
 8005b66:	4798      	blx	r3
 8005b68:	6923      	ldr	r3, [r4, #16]
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	6123      	str	r3, [r4, #16]
 8005b6e:	e7f0      	b.n	8005b52 <_scanf_float+0x2fe>
 8005b70:	46aa      	mov	sl, r5
 8005b72:	46b3      	mov	fp, r6
 8005b74:	e7de      	b.n	8005b34 <_scanf_float+0x2e0>
 8005b76:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005b7a:	6923      	ldr	r3, [r4, #16]
 8005b7c:	2965      	cmp	r1, #101	@ 0x65
 8005b7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b82:	f106 35ff 	add.w	r5, r6, #4294967295
 8005b86:	6123      	str	r3, [r4, #16]
 8005b88:	d00c      	beq.n	8005ba4 <_scanf_float+0x350>
 8005b8a:	2945      	cmp	r1, #69	@ 0x45
 8005b8c:	d00a      	beq.n	8005ba4 <_scanf_float+0x350>
 8005b8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005b92:	464a      	mov	r2, r9
 8005b94:	4640      	mov	r0, r8
 8005b96:	4798      	blx	r3
 8005b98:	6923      	ldr	r3, [r4, #16]
 8005b9a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	1eb5      	subs	r5, r6, #2
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ba8:	464a      	mov	r2, r9
 8005baa:	4640      	mov	r0, r8
 8005bac:	4798      	blx	r3
 8005bae:	462e      	mov	r6, r5
 8005bb0:	6822      	ldr	r2, [r4, #0]
 8005bb2:	f012 0210 	ands.w	r2, r2, #16
 8005bb6:	d001      	beq.n	8005bbc <_scanf_float+0x368>
 8005bb8:	2000      	movs	r0, #0
 8005bba:	e68e      	b.n	80058da <_scanf_float+0x86>
 8005bbc:	7032      	strb	r2, [r6, #0]
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005bc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bc8:	d125      	bne.n	8005c16 <_scanf_float+0x3c2>
 8005bca:	9b02      	ldr	r3, [sp, #8]
 8005bcc:	429f      	cmp	r7, r3
 8005bce:	d00a      	beq.n	8005be6 <_scanf_float+0x392>
 8005bd0:	1bda      	subs	r2, r3, r7
 8005bd2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005bd6:	429e      	cmp	r6, r3
 8005bd8:	bf28      	it	cs
 8005bda:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005bde:	4922      	ldr	r1, [pc, #136]	@ (8005c68 <_scanf_float+0x414>)
 8005be0:	4630      	mov	r0, r6
 8005be2:	f000 f907 	bl	8005df4 <siprintf>
 8005be6:	9901      	ldr	r1, [sp, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	4640      	mov	r0, r8
 8005bec:	f002 fbf4 	bl	80083d8 <_strtod_r>
 8005bf0:	9b03      	ldr	r3, [sp, #12]
 8005bf2:	6821      	ldr	r1, [r4, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f011 0f02 	tst.w	r1, #2
 8005bfa:	ec57 6b10 	vmov	r6, r7, d0
 8005bfe:	f103 0204 	add.w	r2, r3, #4
 8005c02:	d015      	beq.n	8005c30 <_scanf_float+0x3dc>
 8005c04:	9903      	ldr	r1, [sp, #12]
 8005c06:	600a      	str	r2, [r1, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	e9c3 6700 	strd	r6, r7, [r3]
 8005c0e:	68e3      	ldr	r3, [r4, #12]
 8005c10:	3301      	adds	r3, #1
 8005c12:	60e3      	str	r3, [r4, #12]
 8005c14:	e7d0      	b.n	8005bb8 <_scanf_float+0x364>
 8005c16:	9b04      	ldr	r3, [sp, #16]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d0e4      	beq.n	8005be6 <_scanf_float+0x392>
 8005c1c:	9905      	ldr	r1, [sp, #20]
 8005c1e:	230a      	movs	r3, #10
 8005c20:	3101      	adds	r1, #1
 8005c22:	4640      	mov	r0, r8
 8005c24:	f002 fc58 	bl	80084d8 <_strtol_r>
 8005c28:	9b04      	ldr	r3, [sp, #16]
 8005c2a:	9e05      	ldr	r6, [sp, #20]
 8005c2c:	1ac2      	subs	r2, r0, r3
 8005c2e:	e7d0      	b.n	8005bd2 <_scanf_float+0x37e>
 8005c30:	f011 0f04 	tst.w	r1, #4
 8005c34:	9903      	ldr	r1, [sp, #12]
 8005c36:	600a      	str	r2, [r1, #0]
 8005c38:	d1e6      	bne.n	8005c08 <_scanf_float+0x3b4>
 8005c3a:	681d      	ldr	r5, [r3, #0]
 8005c3c:	4632      	mov	r2, r6
 8005c3e:	463b      	mov	r3, r7
 8005c40:	4630      	mov	r0, r6
 8005c42:	4639      	mov	r1, r7
 8005c44:	f7fa ff82 	bl	8000b4c <__aeabi_dcmpun>
 8005c48:	b128      	cbz	r0, 8005c56 <_scanf_float+0x402>
 8005c4a:	4808      	ldr	r0, [pc, #32]	@ (8005c6c <_scanf_float+0x418>)
 8005c4c:	f000 f9b8 	bl	8005fc0 <nanf>
 8005c50:	ed85 0a00 	vstr	s0, [r5]
 8005c54:	e7db      	b.n	8005c0e <_scanf_float+0x3ba>
 8005c56:	4630      	mov	r0, r6
 8005c58:	4639      	mov	r1, r7
 8005c5a:	f7fa ffd5 	bl	8000c08 <__aeabi_d2f>
 8005c5e:	6028      	str	r0, [r5, #0]
 8005c60:	e7d5      	b.n	8005c0e <_scanf_float+0x3ba>
 8005c62:	2700      	movs	r7, #0
 8005c64:	e62e      	b.n	80058c4 <_scanf_float+0x70>
 8005c66:	bf00      	nop
 8005c68:	08009800 	.word	0x08009800
 8005c6c:	08009941 	.word	0x08009941

08005c70 <std>:
 8005c70:	2300      	movs	r3, #0
 8005c72:	b510      	push	{r4, lr}
 8005c74:	4604      	mov	r4, r0
 8005c76:	e9c0 3300 	strd	r3, r3, [r0]
 8005c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c7e:	6083      	str	r3, [r0, #8]
 8005c80:	8181      	strh	r1, [r0, #12]
 8005c82:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c84:	81c2      	strh	r2, [r0, #14]
 8005c86:	6183      	str	r3, [r0, #24]
 8005c88:	4619      	mov	r1, r3
 8005c8a:	2208      	movs	r2, #8
 8005c8c:	305c      	adds	r0, #92	@ 0x5c
 8005c8e:	f000 f916 	bl	8005ebe <memset>
 8005c92:	4b0d      	ldr	r3, [pc, #52]	@ (8005cc8 <std+0x58>)
 8005c94:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ccc <std+0x5c>)
 8005c98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd0 <std+0x60>)
 8005c9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd4 <std+0x64>)
 8005ca0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8005cd8 <std+0x68>)
 8005ca4:	6224      	str	r4, [r4, #32]
 8005ca6:	429c      	cmp	r4, r3
 8005ca8:	d006      	beq.n	8005cb8 <std+0x48>
 8005caa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005cae:	4294      	cmp	r4, r2
 8005cb0:	d002      	beq.n	8005cb8 <std+0x48>
 8005cb2:	33d0      	adds	r3, #208	@ 0xd0
 8005cb4:	429c      	cmp	r4, r3
 8005cb6:	d105      	bne.n	8005cc4 <std+0x54>
 8005cb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cc0:	f000 b97a 	b.w	8005fb8 <__retarget_lock_init_recursive>
 8005cc4:	bd10      	pop	{r4, pc}
 8005cc6:	bf00      	nop
 8005cc8:	08005e39 	.word	0x08005e39
 8005ccc:	08005e5b 	.word	0x08005e5b
 8005cd0:	08005e93 	.word	0x08005e93
 8005cd4:	08005eb7 	.word	0x08005eb7
 8005cd8:	20000338 	.word	0x20000338

08005cdc <stdio_exit_handler>:
 8005cdc:	4a02      	ldr	r2, [pc, #8]	@ (8005ce8 <stdio_exit_handler+0xc>)
 8005cde:	4903      	ldr	r1, [pc, #12]	@ (8005cec <stdio_exit_handler+0x10>)
 8005ce0:	4803      	ldr	r0, [pc, #12]	@ (8005cf0 <stdio_exit_handler+0x14>)
 8005ce2:	f000 b869 	b.w	8005db8 <_fwalk_sglue>
 8005ce6:	bf00      	nop
 8005ce8:	2000003c 	.word	0x2000003c
 8005cec:	08008895 	.word	0x08008895
 8005cf0:	2000004c 	.word	0x2000004c

08005cf4 <cleanup_stdio>:
 8005cf4:	6841      	ldr	r1, [r0, #4]
 8005cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8005d28 <cleanup_stdio+0x34>)
 8005cf8:	4299      	cmp	r1, r3
 8005cfa:	b510      	push	{r4, lr}
 8005cfc:	4604      	mov	r4, r0
 8005cfe:	d001      	beq.n	8005d04 <cleanup_stdio+0x10>
 8005d00:	f002 fdc8 	bl	8008894 <_fflush_r>
 8005d04:	68a1      	ldr	r1, [r4, #8]
 8005d06:	4b09      	ldr	r3, [pc, #36]	@ (8005d2c <cleanup_stdio+0x38>)
 8005d08:	4299      	cmp	r1, r3
 8005d0a:	d002      	beq.n	8005d12 <cleanup_stdio+0x1e>
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f002 fdc1 	bl	8008894 <_fflush_r>
 8005d12:	68e1      	ldr	r1, [r4, #12]
 8005d14:	4b06      	ldr	r3, [pc, #24]	@ (8005d30 <cleanup_stdio+0x3c>)
 8005d16:	4299      	cmp	r1, r3
 8005d18:	d004      	beq.n	8005d24 <cleanup_stdio+0x30>
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d20:	f002 bdb8 	b.w	8008894 <_fflush_r>
 8005d24:	bd10      	pop	{r4, pc}
 8005d26:	bf00      	nop
 8005d28:	20000338 	.word	0x20000338
 8005d2c:	200003a0 	.word	0x200003a0
 8005d30:	20000408 	.word	0x20000408

08005d34 <global_stdio_init.part.0>:
 8005d34:	b510      	push	{r4, lr}
 8005d36:	4b0b      	ldr	r3, [pc, #44]	@ (8005d64 <global_stdio_init.part.0+0x30>)
 8005d38:	4c0b      	ldr	r4, [pc, #44]	@ (8005d68 <global_stdio_init.part.0+0x34>)
 8005d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005d6c <global_stdio_init.part.0+0x38>)
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	4620      	mov	r0, r4
 8005d40:	2200      	movs	r2, #0
 8005d42:	2104      	movs	r1, #4
 8005d44:	f7ff ff94 	bl	8005c70 <std>
 8005d48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	2109      	movs	r1, #9
 8005d50:	f7ff ff8e 	bl	8005c70 <std>
 8005d54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d58:	2202      	movs	r2, #2
 8005d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d5e:	2112      	movs	r1, #18
 8005d60:	f7ff bf86 	b.w	8005c70 <std>
 8005d64:	20000470 	.word	0x20000470
 8005d68:	20000338 	.word	0x20000338
 8005d6c:	08005cdd 	.word	0x08005cdd

08005d70 <__sfp_lock_acquire>:
 8005d70:	4801      	ldr	r0, [pc, #4]	@ (8005d78 <__sfp_lock_acquire+0x8>)
 8005d72:	f000 b922 	b.w	8005fba <__retarget_lock_acquire_recursive>
 8005d76:	bf00      	nop
 8005d78:	20000479 	.word	0x20000479

08005d7c <__sfp_lock_release>:
 8005d7c:	4801      	ldr	r0, [pc, #4]	@ (8005d84 <__sfp_lock_release+0x8>)
 8005d7e:	f000 b91d 	b.w	8005fbc <__retarget_lock_release_recursive>
 8005d82:	bf00      	nop
 8005d84:	20000479 	.word	0x20000479

08005d88 <__sinit>:
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	4604      	mov	r4, r0
 8005d8c:	f7ff fff0 	bl	8005d70 <__sfp_lock_acquire>
 8005d90:	6a23      	ldr	r3, [r4, #32]
 8005d92:	b11b      	cbz	r3, 8005d9c <__sinit+0x14>
 8005d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d98:	f7ff bff0 	b.w	8005d7c <__sfp_lock_release>
 8005d9c:	4b04      	ldr	r3, [pc, #16]	@ (8005db0 <__sinit+0x28>)
 8005d9e:	6223      	str	r3, [r4, #32]
 8005da0:	4b04      	ldr	r3, [pc, #16]	@ (8005db4 <__sinit+0x2c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1f5      	bne.n	8005d94 <__sinit+0xc>
 8005da8:	f7ff ffc4 	bl	8005d34 <global_stdio_init.part.0>
 8005dac:	e7f2      	b.n	8005d94 <__sinit+0xc>
 8005dae:	bf00      	nop
 8005db0:	08005cf5 	.word	0x08005cf5
 8005db4:	20000470 	.word	0x20000470

08005db8 <_fwalk_sglue>:
 8005db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005dbc:	4607      	mov	r7, r0
 8005dbe:	4688      	mov	r8, r1
 8005dc0:	4614      	mov	r4, r2
 8005dc2:	2600      	movs	r6, #0
 8005dc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005dc8:	f1b9 0901 	subs.w	r9, r9, #1
 8005dcc:	d505      	bpl.n	8005dda <_fwalk_sglue+0x22>
 8005dce:	6824      	ldr	r4, [r4, #0]
 8005dd0:	2c00      	cmp	r4, #0
 8005dd2:	d1f7      	bne.n	8005dc4 <_fwalk_sglue+0xc>
 8005dd4:	4630      	mov	r0, r6
 8005dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dda:	89ab      	ldrh	r3, [r5, #12]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d907      	bls.n	8005df0 <_fwalk_sglue+0x38>
 8005de0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005de4:	3301      	adds	r3, #1
 8005de6:	d003      	beq.n	8005df0 <_fwalk_sglue+0x38>
 8005de8:	4629      	mov	r1, r5
 8005dea:	4638      	mov	r0, r7
 8005dec:	47c0      	blx	r8
 8005dee:	4306      	orrs	r6, r0
 8005df0:	3568      	adds	r5, #104	@ 0x68
 8005df2:	e7e9      	b.n	8005dc8 <_fwalk_sglue+0x10>

08005df4 <siprintf>:
 8005df4:	b40e      	push	{r1, r2, r3}
 8005df6:	b510      	push	{r4, lr}
 8005df8:	b09d      	sub	sp, #116	@ 0x74
 8005dfa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005dfc:	9002      	str	r0, [sp, #8]
 8005dfe:	9006      	str	r0, [sp, #24]
 8005e00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005e04:	480a      	ldr	r0, [pc, #40]	@ (8005e30 <siprintf+0x3c>)
 8005e06:	9107      	str	r1, [sp, #28]
 8005e08:	9104      	str	r1, [sp, #16]
 8005e0a:	490a      	ldr	r1, [pc, #40]	@ (8005e34 <siprintf+0x40>)
 8005e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e10:	9105      	str	r1, [sp, #20]
 8005e12:	2400      	movs	r4, #0
 8005e14:	a902      	add	r1, sp, #8
 8005e16:	6800      	ldr	r0, [r0, #0]
 8005e18:	9301      	str	r3, [sp, #4]
 8005e1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005e1c:	f002 fbba 	bl	8008594 <_svfiprintf_r>
 8005e20:	9b02      	ldr	r3, [sp, #8]
 8005e22:	701c      	strb	r4, [r3, #0]
 8005e24:	b01d      	add	sp, #116	@ 0x74
 8005e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e2a:	b003      	add	sp, #12
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	20000048 	.word	0x20000048
 8005e34:	ffff0208 	.word	0xffff0208

08005e38 <__sread>:
 8005e38:	b510      	push	{r4, lr}
 8005e3a:	460c      	mov	r4, r1
 8005e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e40:	f000 f86c 	bl	8005f1c <_read_r>
 8005e44:	2800      	cmp	r0, #0
 8005e46:	bfab      	itete	ge
 8005e48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e4a:	89a3      	ldrhlt	r3, [r4, #12]
 8005e4c:	181b      	addge	r3, r3, r0
 8005e4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e52:	bfac      	ite	ge
 8005e54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e56:	81a3      	strhlt	r3, [r4, #12]
 8005e58:	bd10      	pop	{r4, pc}

08005e5a <__swrite>:
 8005e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e5e:	461f      	mov	r7, r3
 8005e60:	898b      	ldrh	r3, [r1, #12]
 8005e62:	05db      	lsls	r3, r3, #23
 8005e64:	4605      	mov	r5, r0
 8005e66:	460c      	mov	r4, r1
 8005e68:	4616      	mov	r6, r2
 8005e6a:	d505      	bpl.n	8005e78 <__swrite+0x1e>
 8005e6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e70:	2302      	movs	r3, #2
 8005e72:	2200      	movs	r2, #0
 8005e74:	f000 f840 	bl	8005ef8 <_lseek_r>
 8005e78:	89a3      	ldrh	r3, [r4, #12]
 8005e7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e82:	81a3      	strh	r3, [r4, #12]
 8005e84:	4632      	mov	r2, r6
 8005e86:	463b      	mov	r3, r7
 8005e88:	4628      	mov	r0, r5
 8005e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e8e:	f000 b857 	b.w	8005f40 <_write_r>

08005e92 <__sseek>:
 8005e92:	b510      	push	{r4, lr}
 8005e94:	460c      	mov	r4, r1
 8005e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e9a:	f000 f82d 	bl	8005ef8 <_lseek_r>
 8005e9e:	1c43      	adds	r3, r0, #1
 8005ea0:	89a3      	ldrh	r3, [r4, #12]
 8005ea2:	bf15      	itete	ne
 8005ea4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005ea6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005eaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005eae:	81a3      	strheq	r3, [r4, #12]
 8005eb0:	bf18      	it	ne
 8005eb2:	81a3      	strhne	r3, [r4, #12]
 8005eb4:	bd10      	pop	{r4, pc}

08005eb6 <__sclose>:
 8005eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eba:	f000 b80d 	b.w	8005ed8 <_close_r>

08005ebe <memset>:
 8005ebe:	4402      	add	r2, r0
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d100      	bne.n	8005ec8 <memset+0xa>
 8005ec6:	4770      	bx	lr
 8005ec8:	f803 1b01 	strb.w	r1, [r3], #1
 8005ecc:	e7f9      	b.n	8005ec2 <memset+0x4>
	...

08005ed0 <_localeconv_r>:
 8005ed0:	4800      	ldr	r0, [pc, #0]	@ (8005ed4 <_localeconv_r+0x4>)
 8005ed2:	4770      	bx	lr
 8005ed4:	20000188 	.word	0x20000188

08005ed8 <_close_r>:
 8005ed8:	b538      	push	{r3, r4, r5, lr}
 8005eda:	4d06      	ldr	r5, [pc, #24]	@ (8005ef4 <_close_r+0x1c>)
 8005edc:	2300      	movs	r3, #0
 8005ede:	4604      	mov	r4, r0
 8005ee0:	4608      	mov	r0, r1
 8005ee2:	602b      	str	r3, [r5, #0]
 8005ee4:	f7fc f9f3 	bl	80022ce <_close>
 8005ee8:	1c43      	adds	r3, r0, #1
 8005eea:	d102      	bne.n	8005ef2 <_close_r+0x1a>
 8005eec:	682b      	ldr	r3, [r5, #0]
 8005eee:	b103      	cbz	r3, 8005ef2 <_close_r+0x1a>
 8005ef0:	6023      	str	r3, [r4, #0]
 8005ef2:	bd38      	pop	{r3, r4, r5, pc}
 8005ef4:	20000474 	.word	0x20000474

08005ef8 <_lseek_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4d07      	ldr	r5, [pc, #28]	@ (8005f18 <_lseek_r+0x20>)
 8005efc:	4604      	mov	r4, r0
 8005efe:	4608      	mov	r0, r1
 8005f00:	4611      	mov	r1, r2
 8005f02:	2200      	movs	r2, #0
 8005f04:	602a      	str	r2, [r5, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	f7fc fa08 	bl	800231c <_lseek>
 8005f0c:	1c43      	adds	r3, r0, #1
 8005f0e:	d102      	bne.n	8005f16 <_lseek_r+0x1e>
 8005f10:	682b      	ldr	r3, [r5, #0]
 8005f12:	b103      	cbz	r3, 8005f16 <_lseek_r+0x1e>
 8005f14:	6023      	str	r3, [r4, #0]
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
 8005f18:	20000474 	.word	0x20000474

08005f1c <_read_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4d07      	ldr	r5, [pc, #28]	@ (8005f3c <_read_r+0x20>)
 8005f20:	4604      	mov	r4, r0
 8005f22:	4608      	mov	r0, r1
 8005f24:	4611      	mov	r1, r2
 8005f26:	2200      	movs	r2, #0
 8005f28:	602a      	str	r2, [r5, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	f7fc f996 	bl	800225c <_read>
 8005f30:	1c43      	adds	r3, r0, #1
 8005f32:	d102      	bne.n	8005f3a <_read_r+0x1e>
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	b103      	cbz	r3, 8005f3a <_read_r+0x1e>
 8005f38:	6023      	str	r3, [r4, #0]
 8005f3a:	bd38      	pop	{r3, r4, r5, pc}
 8005f3c:	20000474 	.word	0x20000474

08005f40 <_write_r>:
 8005f40:	b538      	push	{r3, r4, r5, lr}
 8005f42:	4d07      	ldr	r5, [pc, #28]	@ (8005f60 <_write_r+0x20>)
 8005f44:	4604      	mov	r4, r0
 8005f46:	4608      	mov	r0, r1
 8005f48:	4611      	mov	r1, r2
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	602a      	str	r2, [r5, #0]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f7fc f9a1 	bl	8002296 <_write>
 8005f54:	1c43      	adds	r3, r0, #1
 8005f56:	d102      	bne.n	8005f5e <_write_r+0x1e>
 8005f58:	682b      	ldr	r3, [r5, #0]
 8005f5a:	b103      	cbz	r3, 8005f5e <_write_r+0x1e>
 8005f5c:	6023      	str	r3, [r4, #0]
 8005f5e:	bd38      	pop	{r3, r4, r5, pc}
 8005f60:	20000474 	.word	0x20000474

08005f64 <__errno>:
 8005f64:	4b01      	ldr	r3, [pc, #4]	@ (8005f6c <__errno+0x8>)
 8005f66:	6818      	ldr	r0, [r3, #0]
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	20000048 	.word	0x20000048

08005f70 <__libc_init_array>:
 8005f70:	b570      	push	{r4, r5, r6, lr}
 8005f72:	4d0d      	ldr	r5, [pc, #52]	@ (8005fa8 <__libc_init_array+0x38>)
 8005f74:	4c0d      	ldr	r4, [pc, #52]	@ (8005fac <__libc_init_array+0x3c>)
 8005f76:	1b64      	subs	r4, r4, r5
 8005f78:	10a4      	asrs	r4, r4, #2
 8005f7a:	2600      	movs	r6, #0
 8005f7c:	42a6      	cmp	r6, r4
 8005f7e:	d109      	bne.n	8005f94 <__libc_init_array+0x24>
 8005f80:	4d0b      	ldr	r5, [pc, #44]	@ (8005fb0 <__libc_init_array+0x40>)
 8005f82:	4c0c      	ldr	r4, [pc, #48]	@ (8005fb4 <__libc_init_array+0x44>)
 8005f84:	f003 fb76 	bl	8009674 <_init>
 8005f88:	1b64      	subs	r4, r4, r5
 8005f8a:	10a4      	asrs	r4, r4, #2
 8005f8c:	2600      	movs	r6, #0
 8005f8e:	42a6      	cmp	r6, r4
 8005f90:	d105      	bne.n	8005f9e <__libc_init_array+0x2e>
 8005f92:	bd70      	pop	{r4, r5, r6, pc}
 8005f94:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f98:	4798      	blx	r3
 8005f9a:	3601      	adds	r6, #1
 8005f9c:	e7ee      	b.n	8005f7c <__libc_init_array+0xc>
 8005f9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa2:	4798      	blx	r3
 8005fa4:	3601      	adds	r6, #1
 8005fa6:	e7f2      	b.n	8005f8e <__libc_init_array+0x1e>
 8005fa8:	08009bfc 	.word	0x08009bfc
 8005fac:	08009bfc 	.word	0x08009bfc
 8005fb0:	08009bfc 	.word	0x08009bfc
 8005fb4:	08009c00 	.word	0x08009c00

08005fb8 <__retarget_lock_init_recursive>:
 8005fb8:	4770      	bx	lr

08005fba <__retarget_lock_acquire_recursive>:
 8005fba:	4770      	bx	lr

08005fbc <__retarget_lock_release_recursive>:
 8005fbc:	4770      	bx	lr
	...

08005fc0 <nanf>:
 8005fc0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005fc8 <nanf+0x8>
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	7fc00000 	.word	0x7fc00000

08005fcc <quorem>:
 8005fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd0:	6903      	ldr	r3, [r0, #16]
 8005fd2:	690c      	ldr	r4, [r1, #16]
 8005fd4:	42a3      	cmp	r3, r4
 8005fd6:	4607      	mov	r7, r0
 8005fd8:	db7e      	blt.n	80060d8 <quorem+0x10c>
 8005fda:	3c01      	subs	r4, #1
 8005fdc:	f101 0814 	add.w	r8, r1, #20
 8005fe0:	00a3      	lsls	r3, r4, #2
 8005fe2:	f100 0514 	add.w	r5, r0, #20
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fec:	9301      	str	r3, [sp, #4]
 8005fee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ff2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ffe:	fbb2 f6f3 	udiv	r6, r2, r3
 8006002:	d32e      	bcc.n	8006062 <quorem+0x96>
 8006004:	f04f 0a00 	mov.w	sl, #0
 8006008:	46c4      	mov	ip, r8
 800600a:	46ae      	mov	lr, r5
 800600c:	46d3      	mov	fp, sl
 800600e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006012:	b298      	uxth	r0, r3
 8006014:	fb06 a000 	mla	r0, r6, r0, sl
 8006018:	0c02      	lsrs	r2, r0, #16
 800601a:	0c1b      	lsrs	r3, r3, #16
 800601c:	fb06 2303 	mla	r3, r6, r3, r2
 8006020:	f8de 2000 	ldr.w	r2, [lr]
 8006024:	b280      	uxth	r0, r0
 8006026:	b292      	uxth	r2, r2
 8006028:	1a12      	subs	r2, r2, r0
 800602a:	445a      	add	r2, fp
 800602c:	f8de 0000 	ldr.w	r0, [lr]
 8006030:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006034:	b29b      	uxth	r3, r3
 8006036:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800603a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800603e:	b292      	uxth	r2, r2
 8006040:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006044:	45e1      	cmp	r9, ip
 8006046:	f84e 2b04 	str.w	r2, [lr], #4
 800604a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800604e:	d2de      	bcs.n	800600e <quorem+0x42>
 8006050:	9b00      	ldr	r3, [sp, #0]
 8006052:	58eb      	ldr	r3, [r5, r3]
 8006054:	b92b      	cbnz	r3, 8006062 <quorem+0x96>
 8006056:	9b01      	ldr	r3, [sp, #4]
 8006058:	3b04      	subs	r3, #4
 800605a:	429d      	cmp	r5, r3
 800605c:	461a      	mov	r2, r3
 800605e:	d32f      	bcc.n	80060c0 <quorem+0xf4>
 8006060:	613c      	str	r4, [r7, #16]
 8006062:	4638      	mov	r0, r7
 8006064:	f001 f9c8 	bl	80073f8 <__mcmp>
 8006068:	2800      	cmp	r0, #0
 800606a:	db25      	blt.n	80060b8 <quorem+0xec>
 800606c:	4629      	mov	r1, r5
 800606e:	2000      	movs	r0, #0
 8006070:	f858 2b04 	ldr.w	r2, [r8], #4
 8006074:	f8d1 c000 	ldr.w	ip, [r1]
 8006078:	fa1f fe82 	uxth.w	lr, r2
 800607c:	fa1f f38c 	uxth.w	r3, ip
 8006080:	eba3 030e 	sub.w	r3, r3, lr
 8006084:	4403      	add	r3, r0
 8006086:	0c12      	lsrs	r2, r2, #16
 8006088:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800608c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006090:	b29b      	uxth	r3, r3
 8006092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006096:	45c1      	cmp	r9, r8
 8006098:	f841 3b04 	str.w	r3, [r1], #4
 800609c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80060a0:	d2e6      	bcs.n	8006070 <quorem+0xa4>
 80060a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060aa:	b922      	cbnz	r2, 80060b6 <quorem+0xea>
 80060ac:	3b04      	subs	r3, #4
 80060ae:	429d      	cmp	r5, r3
 80060b0:	461a      	mov	r2, r3
 80060b2:	d30b      	bcc.n	80060cc <quorem+0x100>
 80060b4:	613c      	str	r4, [r7, #16]
 80060b6:	3601      	adds	r6, #1
 80060b8:	4630      	mov	r0, r6
 80060ba:	b003      	add	sp, #12
 80060bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c0:	6812      	ldr	r2, [r2, #0]
 80060c2:	3b04      	subs	r3, #4
 80060c4:	2a00      	cmp	r2, #0
 80060c6:	d1cb      	bne.n	8006060 <quorem+0x94>
 80060c8:	3c01      	subs	r4, #1
 80060ca:	e7c6      	b.n	800605a <quorem+0x8e>
 80060cc:	6812      	ldr	r2, [r2, #0]
 80060ce:	3b04      	subs	r3, #4
 80060d0:	2a00      	cmp	r2, #0
 80060d2:	d1ef      	bne.n	80060b4 <quorem+0xe8>
 80060d4:	3c01      	subs	r4, #1
 80060d6:	e7ea      	b.n	80060ae <quorem+0xe2>
 80060d8:	2000      	movs	r0, #0
 80060da:	e7ee      	b.n	80060ba <quorem+0xee>
 80060dc:	0000      	movs	r0, r0
	...

080060e0 <_dtoa_r>:
 80060e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e4:	69c7      	ldr	r7, [r0, #28]
 80060e6:	b097      	sub	sp, #92	@ 0x5c
 80060e8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80060ec:	ec55 4b10 	vmov	r4, r5, d0
 80060f0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80060f2:	9107      	str	r1, [sp, #28]
 80060f4:	4681      	mov	r9, r0
 80060f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80060f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80060fa:	b97f      	cbnz	r7, 800611c <_dtoa_r+0x3c>
 80060fc:	2010      	movs	r0, #16
 80060fe:	f000 fe09 	bl	8006d14 <malloc>
 8006102:	4602      	mov	r2, r0
 8006104:	f8c9 001c 	str.w	r0, [r9, #28]
 8006108:	b920      	cbnz	r0, 8006114 <_dtoa_r+0x34>
 800610a:	4ba9      	ldr	r3, [pc, #676]	@ (80063b0 <_dtoa_r+0x2d0>)
 800610c:	21ef      	movs	r1, #239	@ 0xef
 800610e:	48a9      	ldr	r0, [pc, #676]	@ (80063b4 <_dtoa_r+0x2d4>)
 8006110:	f002 fc3a 	bl	8008988 <__assert_func>
 8006114:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006118:	6007      	str	r7, [r0, #0]
 800611a:	60c7      	str	r7, [r0, #12]
 800611c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006120:	6819      	ldr	r1, [r3, #0]
 8006122:	b159      	cbz	r1, 800613c <_dtoa_r+0x5c>
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	604a      	str	r2, [r1, #4]
 8006128:	2301      	movs	r3, #1
 800612a:	4093      	lsls	r3, r2
 800612c:	608b      	str	r3, [r1, #8]
 800612e:	4648      	mov	r0, r9
 8006130:	f000 fee6 	bl	8006f00 <_Bfree>
 8006134:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006138:	2200      	movs	r2, #0
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	1e2b      	subs	r3, r5, #0
 800613e:	bfb9      	ittee	lt
 8006140:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006144:	9305      	strlt	r3, [sp, #20]
 8006146:	2300      	movge	r3, #0
 8006148:	6033      	strge	r3, [r6, #0]
 800614a:	9f05      	ldr	r7, [sp, #20]
 800614c:	4b9a      	ldr	r3, [pc, #616]	@ (80063b8 <_dtoa_r+0x2d8>)
 800614e:	bfbc      	itt	lt
 8006150:	2201      	movlt	r2, #1
 8006152:	6032      	strlt	r2, [r6, #0]
 8006154:	43bb      	bics	r3, r7
 8006156:	d112      	bne.n	800617e <_dtoa_r+0x9e>
 8006158:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800615a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800615e:	6013      	str	r3, [r2, #0]
 8006160:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006164:	4323      	orrs	r3, r4
 8006166:	f000 855a 	beq.w	8006c1e <_dtoa_r+0xb3e>
 800616a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800616c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80063cc <_dtoa_r+0x2ec>
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 855c 	beq.w	8006c2e <_dtoa_r+0xb4e>
 8006176:	f10a 0303 	add.w	r3, sl, #3
 800617a:	f000 bd56 	b.w	8006c2a <_dtoa_r+0xb4a>
 800617e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006182:	2200      	movs	r2, #0
 8006184:	ec51 0b17 	vmov	r0, r1, d7
 8006188:	2300      	movs	r3, #0
 800618a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800618e:	f7fa fcab 	bl	8000ae8 <__aeabi_dcmpeq>
 8006192:	4680      	mov	r8, r0
 8006194:	b158      	cbz	r0, 80061ae <_dtoa_r+0xce>
 8006196:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006198:	2301      	movs	r3, #1
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800619e:	b113      	cbz	r3, 80061a6 <_dtoa_r+0xc6>
 80061a0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80061a2:	4b86      	ldr	r3, [pc, #536]	@ (80063bc <_dtoa_r+0x2dc>)
 80061a4:	6013      	str	r3, [r2, #0]
 80061a6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80063d0 <_dtoa_r+0x2f0>
 80061aa:	f000 bd40 	b.w	8006c2e <_dtoa_r+0xb4e>
 80061ae:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80061b2:	aa14      	add	r2, sp, #80	@ 0x50
 80061b4:	a915      	add	r1, sp, #84	@ 0x54
 80061b6:	4648      	mov	r0, r9
 80061b8:	f001 fa3e 	bl	8007638 <__d2b>
 80061bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80061c0:	9002      	str	r0, [sp, #8]
 80061c2:	2e00      	cmp	r6, #0
 80061c4:	d078      	beq.n	80062b8 <_dtoa_r+0x1d8>
 80061c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061c8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80061cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80061d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80061dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80061e0:	4619      	mov	r1, r3
 80061e2:	2200      	movs	r2, #0
 80061e4:	4b76      	ldr	r3, [pc, #472]	@ (80063c0 <_dtoa_r+0x2e0>)
 80061e6:	f7fa f85f 	bl	80002a8 <__aeabi_dsub>
 80061ea:	a36b      	add	r3, pc, #428	@ (adr r3, 8006398 <_dtoa_r+0x2b8>)
 80061ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f0:	f7fa fa12 	bl	8000618 <__aeabi_dmul>
 80061f4:	a36a      	add	r3, pc, #424	@ (adr r3, 80063a0 <_dtoa_r+0x2c0>)
 80061f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fa:	f7fa f857 	bl	80002ac <__adddf3>
 80061fe:	4604      	mov	r4, r0
 8006200:	4630      	mov	r0, r6
 8006202:	460d      	mov	r5, r1
 8006204:	f7fa f99e 	bl	8000544 <__aeabi_i2d>
 8006208:	a367      	add	r3, pc, #412	@ (adr r3, 80063a8 <_dtoa_r+0x2c8>)
 800620a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620e:	f7fa fa03 	bl	8000618 <__aeabi_dmul>
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	4620      	mov	r0, r4
 8006218:	4629      	mov	r1, r5
 800621a:	f7fa f847 	bl	80002ac <__adddf3>
 800621e:	4604      	mov	r4, r0
 8006220:	460d      	mov	r5, r1
 8006222:	f7fa fca9 	bl	8000b78 <__aeabi_d2iz>
 8006226:	2200      	movs	r2, #0
 8006228:	4607      	mov	r7, r0
 800622a:	2300      	movs	r3, #0
 800622c:	4620      	mov	r0, r4
 800622e:	4629      	mov	r1, r5
 8006230:	f7fa fc64 	bl	8000afc <__aeabi_dcmplt>
 8006234:	b140      	cbz	r0, 8006248 <_dtoa_r+0x168>
 8006236:	4638      	mov	r0, r7
 8006238:	f7fa f984 	bl	8000544 <__aeabi_i2d>
 800623c:	4622      	mov	r2, r4
 800623e:	462b      	mov	r3, r5
 8006240:	f7fa fc52 	bl	8000ae8 <__aeabi_dcmpeq>
 8006244:	b900      	cbnz	r0, 8006248 <_dtoa_r+0x168>
 8006246:	3f01      	subs	r7, #1
 8006248:	2f16      	cmp	r7, #22
 800624a:	d852      	bhi.n	80062f2 <_dtoa_r+0x212>
 800624c:	4b5d      	ldr	r3, [pc, #372]	@ (80063c4 <_dtoa_r+0x2e4>)
 800624e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006256:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800625a:	f7fa fc4f 	bl	8000afc <__aeabi_dcmplt>
 800625e:	2800      	cmp	r0, #0
 8006260:	d049      	beq.n	80062f6 <_dtoa_r+0x216>
 8006262:	3f01      	subs	r7, #1
 8006264:	2300      	movs	r3, #0
 8006266:	9310      	str	r3, [sp, #64]	@ 0x40
 8006268:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800626a:	1b9b      	subs	r3, r3, r6
 800626c:	1e5a      	subs	r2, r3, #1
 800626e:	bf45      	ittet	mi
 8006270:	f1c3 0301 	rsbmi	r3, r3, #1
 8006274:	9300      	strmi	r3, [sp, #0]
 8006276:	2300      	movpl	r3, #0
 8006278:	2300      	movmi	r3, #0
 800627a:	9206      	str	r2, [sp, #24]
 800627c:	bf54      	ite	pl
 800627e:	9300      	strpl	r3, [sp, #0]
 8006280:	9306      	strmi	r3, [sp, #24]
 8006282:	2f00      	cmp	r7, #0
 8006284:	db39      	blt.n	80062fa <_dtoa_r+0x21a>
 8006286:	9b06      	ldr	r3, [sp, #24]
 8006288:	970d      	str	r7, [sp, #52]	@ 0x34
 800628a:	443b      	add	r3, r7
 800628c:	9306      	str	r3, [sp, #24]
 800628e:	2300      	movs	r3, #0
 8006290:	9308      	str	r3, [sp, #32]
 8006292:	9b07      	ldr	r3, [sp, #28]
 8006294:	2b09      	cmp	r3, #9
 8006296:	d863      	bhi.n	8006360 <_dtoa_r+0x280>
 8006298:	2b05      	cmp	r3, #5
 800629a:	bfc4      	itt	gt
 800629c:	3b04      	subgt	r3, #4
 800629e:	9307      	strgt	r3, [sp, #28]
 80062a0:	9b07      	ldr	r3, [sp, #28]
 80062a2:	f1a3 0302 	sub.w	r3, r3, #2
 80062a6:	bfcc      	ite	gt
 80062a8:	2400      	movgt	r4, #0
 80062aa:	2401      	movle	r4, #1
 80062ac:	2b03      	cmp	r3, #3
 80062ae:	d863      	bhi.n	8006378 <_dtoa_r+0x298>
 80062b0:	e8df f003 	tbb	[pc, r3]
 80062b4:	2b375452 	.word	0x2b375452
 80062b8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80062bc:	441e      	add	r6, r3
 80062be:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80062c2:	2b20      	cmp	r3, #32
 80062c4:	bfc1      	itttt	gt
 80062c6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80062ca:	409f      	lslgt	r7, r3
 80062cc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80062d0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80062d4:	bfd6      	itet	le
 80062d6:	f1c3 0320 	rsble	r3, r3, #32
 80062da:	ea47 0003 	orrgt.w	r0, r7, r3
 80062de:	fa04 f003 	lslle.w	r0, r4, r3
 80062e2:	f7fa f91f 	bl	8000524 <__aeabi_ui2d>
 80062e6:	2201      	movs	r2, #1
 80062e8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80062ec:	3e01      	subs	r6, #1
 80062ee:	9212      	str	r2, [sp, #72]	@ 0x48
 80062f0:	e776      	b.n	80061e0 <_dtoa_r+0x100>
 80062f2:	2301      	movs	r3, #1
 80062f4:	e7b7      	b.n	8006266 <_dtoa_r+0x186>
 80062f6:	9010      	str	r0, [sp, #64]	@ 0x40
 80062f8:	e7b6      	b.n	8006268 <_dtoa_r+0x188>
 80062fa:	9b00      	ldr	r3, [sp, #0]
 80062fc:	1bdb      	subs	r3, r3, r7
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	427b      	negs	r3, r7
 8006302:	9308      	str	r3, [sp, #32]
 8006304:	2300      	movs	r3, #0
 8006306:	930d      	str	r3, [sp, #52]	@ 0x34
 8006308:	e7c3      	b.n	8006292 <_dtoa_r+0x1b2>
 800630a:	2301      	movs	r3, #1
 800630c:	9309      	str	r3, [sp, #36]	@ 0x24
 800630e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006310:	eb07 0b03 	add.w	fp, r7, r3
 8006314:	f10b 0301 	add.w	r3, fp, #1
 8006318:	2b01      	cmp	r3, #1
 800631a:	9303      	str	r3, [sp, #12]
 800631c:	bfb8      	it	lt
 800631e:	2301      	movlt	r3, #1
 8006320:	e006      	b.n	8006330 <_dtoa_r+0x250>
 8006322:	2301      	movs	r3, #1
 8006324:	9309      	str	r3, [sp, #36]	@ 0x24
 8006326:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006328:	2b00      	cmp	r3, #0
 800632a:	dd28      	ble.n	800637e <_dtoa_r+0x29e>
 800632c:	469b      	mov	fp, r3
 800632e:	9303      	str	r3, [sp, #12]
 8006330:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006334:	2100      	movs	r1, #0
 8006336:	2204      	movs	r2, #4
 8006338:	f102 0514 	add.w	r5, r2, #20
 800633c:	429d      	cmp	r5, r3
 800633e:	d926      	bls.n	800638e <_dtoa_r+0x2ae>
 8006340:	6041      	str	r1, [r0, #4]
 8006342:	4648      	mov	r0, r9
 8006344:	f000 fd9c 	bl	8006e80 <_Balloc>
 8006348:	4682      	mov	sl, r0
 800634a:	2800      	cmp	r0, #0
 800634c:	d142      	bne.n	80063d4 <_dtoa_r+0x2f4>
 800634e:	4b1e      	ldr	r3, [pc, #120]	@ (80063c8 <_dtoa_r+0x2e8>)
 8006350:	4602      	mov	r2, r0
 8006352:	f240 11af 	movw	r1, #431	@ 0x1af
 8006356:	e6da      	b.n	800610e <_dtoa_r+0x2e>
 8006358:	2300      	movs	r3, #0
 800635a:	e7e3      	b.n	8006324 <_dtoa_r+0x244>
 800635c:	2300      	movs	r3, #0
 800635e:	e7d5      	b.n	800630c <_dtoa_r+0x22c>
 8006360:	2401      	movs	r4, #1
 8006362:	2300      	movs	r3, #0
 8006364:	9307      	str	r3, [sp, #28]
 8006366:	9409      	str	r4, [sp, #36]	@ 0x24
 8006368:	f04f 3bff 	mov.w	fp, #4294967295
 800636c:	2200      	movs	r2, #0
 800636e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006372:	2312      	movs	r3, #18
 8006374:	920c      	str	r2, [sp, #48]	@ 0x30
 8006376:	e7db      	b.n	8006330 <_dtoa_r+0x250>
 8006378:	2301      	movs	r3, #1
 800637a:	9309      	str	r3, [sp, #36]	@ 0x24
 800637c:	e7f4      	b.n	8006368 <_dtoa_r+0x288>
 800637e:	f04f 0b01 	mov.w	fp, #1
 8006382:	f8cd b00c 	str.w	fp, [sp, #12]
 8006386:	465b      	mov	r3, fp
 8006388:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800638c:	e7d0      	b.n	8006330 <_dtoa_r+0x250>
 800638e:	3101      	adds	r1, #1
 8006390:	0052      	lsls	r2, r2, #1
 8006392:	e7d1      	b.n	8006338 <_dtoa_r+0x258>
 8006394:	f3af 8000 	nop.w
 8006398:	636f4361 	.word	0x636f4361
 800639c:	3fd287a7 	.word	0x3fd287a7
 80063a0:	8b60c8b3 	.word	0x8b60c8b3
 80063a4:	3fc68a28 	.word	0x3fc68a28
 80063a8:	509f79fb 	.word	0x509f79fb
 80063ac:	3fd34413 	.word	0x3fd34413
 80063b0:	08009812 	.word	0x08009812
 80063b4:	08009829 	.word	0x08009829
 80063b8:	7ff00000 	.word	0x7ff00000
 80063bc:	080097dd 	.word	0x080097dd
 80063c0:	3ff80000 	.word	0x3ff80000
 80063c4:	080099d8 	.word	0x080099d8
 80063c8:	08009881 	.word	0x08009881
 80063cc:	0800980e 	.word	0x0800980e
 80063d0:	080097dc 	.word	0x080097dc
 80063d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063d8:	6018      	str	r0, [r3, #0]
 80063da:	9b03      	ldr	r3, [sp, #12]
 80063dc:	2b0e      	cmp	r3, #14
 80063de:	f200 80a1 	bhi.w	8006524 <_dtoa_r+0x444>
 80063e2:	2c00      	cmp	r4, #0
 80063e4:	f000 809e 	beq.w	8006524 <_dtoa_r+0x444>
 80063e8:	2f00      	cmp	r7, #0
 80063ea:	dd33      	ble.n	8006454 <_dtoa_r+0x374>
 80063ec:	4b9c      	ldr	r3, [pc, #624]	@ (8006660 <_dtoa_r+0x580>)
 80063ee:	f007 020f 	and.w	r2, r7, #15
 80063f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063f6:	ed93 7b00 	vldr	d7, [r3]
 80063fa:	05f8      	lsls	r0, r7, #23
 80063fc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006400:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006404:	d516      	bpl.n	8006434 <_dtoa_r+0x354>
 8006406:	4b97      	ldr	r3, [pc, #604]	@ (8006664 <_dtoa_r+0x584>)
 8006408:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800640c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006410:	f7fa fa2c 	bl	800086c <__aeabi_ddiv>
 8006414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006418:	f004 040f 	and.w	r4, r4, #15
 800641c:	2603      	movs	r6, #3
 800641e:	4d91      	ldr	r5, [pc, #580]	@ (8006664 <_dtoa_r+0x584>)
 8006420:	b954      	cbnz	r4, 8006438 <_dtoa_r+0x358>
 8006422:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006426:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800642a:	f7fa fa1f 	bl	800086c <__aeabi_ddiv>
 800642e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006432:	e028      	b.n	8006486 <_dtoa_r+0x3a6>
 8006434:	2602      	movs	r6, #2
 8006436:	e7f2      	b.n	800641e <_dtoa_r+0x33e>
 8006438:	07e1      	lsls	r1, r4, #31
 800643a:	d508      	bpl.n	800644e <_dtoa_r+0x36e>
 800643c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006440:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006444:	f7fa f8e8 	bl	8000618 <__aeabi_dmul>
 8006448:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800644c:	3601      	adds	r6, #1
 800644e:	1064      	asrs	r4, r4, #1
 8006450:	3508      	adds	r5, #8
 8006452:	e7e5      	b.n	8006420 <_dtoa_r+0x340>
 8006454:	f000 80af 	beq.w	80065b6 <_dtoa_r+0x4d6>
 8006458:	427c      	negs	r4, r7
 800645a:	4b81      	ldr	r3, [pc, #516]	@ (8006660 <_dtoa_r+0x580>)
 800645c:	4d81      	ldr	r5, [pc, #516]	@ (8006664 <_dtoa_r+0x584>)
 800645e:	f004 020f 	and.w	r2, r4, #15
 8006462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800646e:	f7fa f8d3 	bl	8000618 <__aeabi_dmul>
 8006472:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006476:	1124      	asrs	r4, r4, #4
 8006478:	2300      	movs	r3, #0
 800647a:	2602      	movs	r6, #2
 800647c:	2c00      	cmp	r4, #0
 800647e:	f040 808f 	bne.w	80065a0 <_dtoa_r+0x4c0>
 8006482:	2b00      	cmp	r3, #0
 8006484:	d1d3      	bne.n	800642e <_dtoa_r+0x34e>
 8006486:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006488:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 8094 	beq.w	80065ba <_dtoa_r+0x4da>
 8006492:	4b75      	ldr	r3, [pc, #468]	@ (8006668 <_dtoa_r+0x588>)
 8006494:	2200      	movs	r2, #0
 8006496:	4620      	mov	r0, r4
 8006498:	4629      	mov	r1, r5
 800649a:	f7fa fb2f 	bl	8000afc <__aeabi_dcmplt>
 800649e:	2800      	cmp	r0, #0
 80064a0:	f000 808b 	beq.w	80065ba <_dtoa_r+0x4da>
 80064a4:	9b03      	ldr	r3, [sp, #12]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	f000 8087 	beq.w	80065ba <_dtoa_r+0x4da>
 80064ac:	f1bb 0f00 	cmp.w	fp, #0
 80064b0:	dd34      	ble.n	800651c <_dtoa_r+0x43c>
 80064b2:	4620      	mov	r0, r4
 80064b4:	4b6d      	ldr	r3, [pc, #436]	@ (800666c <_dtoa_r+0x58c>)
 80064b6:	2200      	movs	r2, #0
 80064b8:	4629      	mov	r1, r5
 80064ba:	f7fa f8ad 	bl	8000618 <__aeabi_dmul>
 80064be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064c2:	f107 38ff 	add.w	r8, r7, #4294967295
 80064c6:	3601      	adds	r6, #1
 80064c8:	465c      	mov	r4, fp
 80064ca:	4630      	mov	r0, r6
 80064cc:	f7fa f83a 	bl	8000544 <__aeabi_i2d>
 80064d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064d4:	f7fa f8a0 	bl	8000618 <__aeabi_dmul>
 80064d8:	4b65      	ldr	r3, [pc, #404]	@ (8006670 <_dtoa_r+0x590>)
 80064da:	2200      	movs	r2, #0
 80064dc:	f7f9 fee6 	bl	80002ac <__adddf3>
 80064e0:	4605      	mov	r5, r0
 80064e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80064e6:	2c00      	cmp	r4, #0
 80064e8:	d16a      	bne.n	80065c0 <_dtoa_r+0x4e0>
 80064ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064ee:	4b61      	ldr	r3, [pc, #388]	@ (8006674 <_dtoa_r+0x594>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	f7f9 fed9 	bl	80002a8 <__aeabi_dsub>
 80064f6:	4602      	mov	r2, r0
 80064f8:	460b      	mov	r3, r1
 80064fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064fe:	462a      	mov	r2, r5
 8006500:	4633      	mov	r3, r6
 8006502:	f7fa fb19 	bl	8000b38 <__aeabi_dcmpgt>
 8006506:	2800      	cmp	r0, #0
 8006508:	f040 8298 	bne.w	8006a3c <_dtoa_r+0x95c>
 800650c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006510:	462a      	mov	r2, r5
 8006512:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006516:	f7fa faf1 	bl	8000afc <__aeabi_dcmplt>
 800651a:	bb38      	cbnz	r0, 800656c <_dtoa_r+0x48c>
 800651c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006520:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006524:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006526:	2b00      	cmp	r3, #0
 8006528:	f2c0 8157 	blt.w	80067da <_dtoa_r+0x6fa>
 800652c:	2f0e      	cmp	r7, #14
 800652e:	f300 8154 	bgt.w	80067da <_dtoa_r+0x6fa>
 8006532:	4b4b      	ldr	r3, [pc, #300]	@ (8006660 <_dtoa_r+0x580>)
 8006534:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006538:	ed93 7b00 	vldr	d7, [r3]
 800653c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800653e:	2b00      	cmp	r3, #0
 8006540:	ed8d 7b00 	vstr	d7, [sp]
 8006544:	f280 80e5 	bge.w	8006712 <_dtoa_r+0x632>
 8006548:	9b03      	ldr	r3, [sp, #12]
 800654a:	2b00      	cmp	r3, #0
 800654c:	f300 80e1 	bgt.w	8006712 <_dtoa_r+0x632>
 8006550:	d10c      	bne.n	800656c <_dtoa_r+0x48c>
 8006552:	4b48      	ldr	r3, [pc, #288]	@ (8006674 <_dtoa_r+0x594>)
 8006554:	2200      	movs	r2, #0
 8006556:	ec51 0b17 	vmov	r0, r1, d7
 800655a:	f7fa f85d 	bl	8000618 <__aeabi_dmul>
 800655e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006562:	f7fa fadf 	bl	8000b24 <__aeabi_dcmpge>
 8006566:	2800      	cmp	r0, #0
 8006568:	f000 8266 	beq.w	8006a38 <_dtoa_r+0x958>
 800656c:	2400      	movs	r4, #0
 800656e:	4625      	mov	r5, r4
 8006570:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006572:	4656      	mov	r6, sl
 8006574:	ea6f 0803 	mvn.w	r8, r3
 8006578:	2700      	movs	r7, #0
 800657a:	4621      	mov	r1, r4
 800657c:	4648      	mov	r0, r9
 800657e:	f000 fcbf 	bl	8006f00 <_Bfree>
 8006582:	2d00      	cmp	r5, #0
 8006584:	f000 80bd 	beq.w	8006702 <_dtoa_r+0x622>
 8006588:	b12f      	cbz	r7, 8006596 <_dtoa_r+0x4b6>
 800658a:	42af      	cmp	r7, r5
 800658c:	d003      	beq.n	8006596 <_dtoa_r+0x4b6>
 800658e:	4639      	mov	r1, r7
 8006590:	4648      	mov	r0, r9
 8006592:	f000 fcb5 	bl	8006f00 <_Bfree>
 8006596:	4629      	mov	r1, r5
 8006598:	4648      	mov	r0, r9
 800659a:	f000 fcb1 	bl	8006f00 <_Bfree>
 800659e:	e0b0      	b.n	8006702 <_dtoa_r+0x622>
 80065a0:	07e2      	lsls	r2, r4, #31
 80065a2:	d505      	bpl.n	80065b0 <_dtoa_r+0x4d0>
 80065a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065a8:	f7fa f836 	bl	8000618 <__aeabi_dmul>
 80065ac:	3601      	adds	r6, #1
 80065ae:	2301      	movs	r3, #1
 80065b0:	1064      	asrs	r4, r4, #1
 80065b2:	3508      	adds	r5, #8
 80065b4:	e762      	b.n	800647c <_dtoa_r+0x39c>
 80065b6:	2602      	movs	r6, #2
 80065b8:	e765      	b.n	8006486 <_dtoa_r+0x3a6>
 80065ba:	9c03      	ldr	r4, [sp, #12]
 80065bc:	46b8      	mov	r8, r7
 80065be:	e784      	b.n	80064ca <_dtoa_r+0x3ea>
 80065c0:	4b27      	ldr	r3, [pc, #156]	@ (8006660 <_dtoa_r+0x580>)
 80065c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80065c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80065c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80065cc:	4454      	add	r4, sl
 80065ce:	2900      	cmp	r1, #0
 80065d0:	d054      	beq.n	800667c <_dtoa_r+0x59c>
 80065d2:	4929      	ldr	r1, [pc, #164]	@ (8006678 <_dtoa_r+0x598>)
 80065d4:	2000      	movs	r0, #0
 80065d6:	f7fa f949 	bl	800086c <__aeabi_ddiv>
 80065da:	4633      	mov	r3, r6
 80065dc:	462a      	mov	r2, r5
 80065de:	f7f9 fe63 	bl	80002a8 <__aeabi_dsub>
 80065e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80065e6:	4656      	mov	r6, sl
 80065e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065ec:	f7fa fac4 	bl	8000b78 <__aeabi_d2iz>
 80065f0:	4605      	mov	r5, r0
 80065f2:	f7f9 ffa7 	bl	8000544 <__aeabi_i2d>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065fe:	f7f9 fe53 	bl	80002a8 <__aeabi_dsub>
 8006602:	3530      	adds	r5, #48	@ 0x30
 8006604:	4602      	mov	r2, r0
 8006606:	460b      	mov	r3, r1
 8006608:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800660c:	f806 5b01 	strb.w	r5, [r6], #1
 8006610:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006614:	f7fa fa72 	bl	8000afc <__aeabi_dcmplt>
 8006618:	2800      	cmp	r0, #0
 800661a:	d172      	bne.n	8006702 <_dtoa_r+0x622>
 800661c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006620:	4911      	ldr	r1, [pc, #68]	@ (8006668 <_dtoa_r+0x588>)
 8006622:	2000      	movs	r0, #0
 8006624:	f7f9 fe40 	bl	80002a8 <__aeabi_dsub>
 8006628:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800662c:	f7fa fa66 	bl	8000afc <__aeabi_dcmplt>
 8006630:	2800      	cmp	r0, #0
 8006632:	f040 80b4 	bne.w	800679e <_dtoa_r+0x6be>
 8006636:	42a6      	cmp	r6, r4
 8006638:	f43f af70 	beq.w	800651c <_dtoa_r+0x43c>
 800663c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006640:	4b0a      	ldr	r3, [pc, #40]	@ (800666c <_dtoa_r+0x58c>)
 8006642:	2200      	movs	r2, #0
 8006644:	f7f9 ffe8 	bl	8000618 <__aeabi_dmul>
 8006648:	4b08      	ldr	r3, [pc, #32]	@ (800666c <_dtoa_r+0x58c>)
 800664a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800664e:	2200      	movs	r2, #0
 8006650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006654:	f7f9 ffe0 	bl	8000618 <__aeabi_dmul>
 8006658:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800665c:	e7c4      	b.n	80065e8 <_dtoa_r+0x508>
 800665e:	bf00      	nop
 8006660:	080099d8 	.word	0x080099d8
 8006664:	080099b0 	.word	0x080099b0
 8006668:	3ff00000 	.word	0x3ff00000
 800666c:	40240000 	.word	0x40240000
 8006670:	401c0000 	.word	0x401c0000
 8006674:	40140000 	.word	0x40140000
 8006678:	3fe00000 	.word	0x3fe00000
 800667c:	4631      	mov	r1, r6
 800667e:	4628      	mov	r0, r5
 8006680:	f7f9 ffca 	bl	8000618 <__aeabi_dmul>
 8006684:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006688:	9413      	str	r4, [sp, #76]	@ 0x4c
 800668a:	4656      	mov	r6, sl
 800668c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006690:	f7fa fa72 	bl	8000b78 <__aeabi_d2iz>
 8006694:	4605      	mov	r5, r0
 8006696:	f7f9 ff55 	bl	8000544 <__aeabi_i2d>
 800669a:	4602      	mov	r2, r0
 800669c:	460b      	mov	r3, r1
 800669e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066a2:	f7f9 fe01 	bl	80002a8 <__aeabi_dsub>
 80066a6:	3530      	adds	r5, #48	@ 0x30
 80066a8:	f806 5b01 	strb.w	r5, [r6], #1
 80066ac:	4602      	mov	r2, r0
 80066ae:	460b      	mov	r3, r1
 80066b0:	42a6      	cmp	r6, r4
 80066b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066b6:	f04f 0200 	mov.w	r2, #0
 80066ba:	d124      	bne.n	8006706 <_dtoa_r+0x626>
 80066bc:	4baf      	ldr	r3, [pc, #700]	@ (800697c <_dtoa_r+0x89c>)
 80066be:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80066c2:	f7f9 fdf3 	bl	80002ac <__adddf3>
 80066c6:	4602      	mov	r2, r0
 80066c8:	460b      	mov	r3, r1
 80066ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ce:	f7fa fa33 	bl	8000b38 <__aeabi_dcmpgt>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d163      	bne.n	800679e <_dtoa_r+0x6be>
 80066d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80066da:	49a8      	ldr	r1, [pc, #672]	@ (800697c <_dtoa_r+0x89c>)
 80066dc:	2000      	movs	r0, #0
 80066de:	f7f9 fde3 	bl	80002a8 <__aeabi_dsub>
 80066e2:	4602      	mov	r2, r0
 80066e4:	460b      	mov	r3, r1
 80066e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ea:	f7fa fa07 	bl	8000afc <__aeabi_dcmplt>
 80066ee:	2800      	cmp	r0, #0
 80066f0:	f43f af14 	beq.w	800651c <_dtoa_r+0x43c>
 80066f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80066f6:	1e73      	subs	r3, r6, #1
 80066f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80066fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80066fe:	2b30      	cmp	r3, #48	@ 0x30
 8006700:	d0f8      	beq.n	80066f4 <_dtoa_r+0x614>
 8006702:	4647      	mov	r7, r8
 8006704:	e03b      	b.n	800677e <_dtoa_r+0x69e>
 8006706:	4b9e      	ldr	r3, [pc, #632]	@ (8006980 <_dtoa_r+0x8a0>)
 8006708:	f7f9 ff86 	bl	8000618 <__aeabi_dmul>
 800670c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006710:	e7bc      	b.n	800668c <_dtoa_r+0x5ac>
 8006712:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006716:	4656      	mov	r6, sl
 8006718:	e9dd 2300 	ldrd	r2, r3, [sp]
 800671c:	4620      	mov	r0, r4
 800671e:	4629      	mov	r1, r5
 8006720:	f7fa f8a4 	bl	800086c <__aeabi_ddiv>
 8006724:	f7fa fa28 	bl	8000b78 <__aeabi_d2iz>
 8006728:	4680      	mov	r8, r0
 800672a:	f7f9 ff0b 	bl	8000544 <__aeabi_i2d>
 800672e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006732:	f7f9 ff71 	bl	8000618 <__aeabi_dmul>
 8006736:	4602      	mov	r2, r0
 8006738:	460b      	mov	r3, r1
 800673a:	4620      	mov	r0, r4
 800673c:	4629      	mov	r1, r5
 800673e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006742:	f7f9 fdb1 	bl	80002a8 <__aeabi_dsub>
 8006746:	f806 4b01 	strb.w	r4, [r6], #1
 800674a:	9d03      	ldr	r5, [sp, #12]
 800674c:	eba6 040a 	sub.w	r4, r6, sl
 8006750:	42a5      	cmp	r5, r4
 8006752:	4602      	mov	r2, r0
 8006754:	460b      	mov	r3, r1
 8006756:	d133      	bne.n	80067c0 <_dtoa_r+0x6e0>
 8006758:	f7f9 fda8 	bl	80002ac <__adddf3>
 800675c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006760:	4604      	mov	r4, r0
 8006762:	460d      	mov	r5, r1
 8006764:	f7fa f9e8 	bl	8000b38 <__aeabi_dcmpgt>
 8006768:	b9c0      	cbnz	r0, 800679c <_dtoa_r+0x6bc>
 800676a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800676e:	4620      	mov	r0, r4
 8006770:	4629      	mov	r1, r5
 8006772:	f7fa f9b9 	bl	8000ae8 <__aeabi_dcmpeq>
 8006776:	b110      	cbz	r0, 800677e <_dtoa_r+0x69e>
 8006778:	f018 0f01 	tst.w	r8, #1
 800677c:	d10e      	bne.n	800679c <_dtoa_r+0x6bc>
 800677e:	9902      	ldr	r1, [sp, #8]
 8006780:	4648      	mov	r0, r9
 8006782:	f000 fbbd 	bl	8006f00 <_Bfree>
 8006786:	2300      	movs	r3, #0
 8006788:	7033      	strb	r3, [r6, #0]
 800678a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800678c:	3701      	adds	r7, #1
 800678e:	601f      	str	r7, [r3, #0]
 8006790:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006792:	2b00      	cmp	r3, #0
 8006794:	f000 824b 	beq.w	8006c2e <_dtoa_r+0xb4e>
 8006798:	601e      	str	r6, [r3, #0]
 800679a:	e248      	b.n	8006c2e <_dtoa_r+0xb4e>
 800679c:	46b8      	mov	r8, r7
 800679e:	4633      	mov	r3, r6
 80067a0:	461e      	mov	r6, r3
 80067a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067a6:	2a39      	cmp	r2, #57	@ 0x39
 80067a8:	d106      	bne.n	80067b8 <_dtoa_r+0x6d8>
 80067aa:	459a      	cmp	sl, r3
 80067ac:	d1f8      	bne.n	80067a0 <_dtoa_r+0x6c0>
 80067ae:	2230      	movs	r2, #48	@ 0x30
 80067b0:	f108 0801 	add.w	r8, r8, #1
 80067b4:	f88a 2000 	strb.w	r2, [sl]
 80067b8:	781a      	ldrb	r2, [r3, #0]
 80067ba:	3201      	adds	r2, #1
 80067bc:	701a      	strb	r2, [r3, #0]
 80067be:	e7a0      	b.n	8006702 <_dtoa_r+0x622>
 80067c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006980 <_dtoa_r+0x8a0>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	f7f9 ff28 	bl	8000618 <__aeabi_dmul>
 80067c8:	2200      	movs	r2, #0
 80067ca:	2300      	movs	r3, #0
 80067cc:	4604      	mov	r4, r0
 80067ce:	460d      	mov	r5, r1
 80067d0:	f7fa f98a 	bl	8000ae8 <__aeabi_dcmpeq>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	d09f      	beq.n	8006718 <_dtoa_r+0x638>
 80067d8:	e7d1      	b.n	800677e <_dtoa_r+0x69e>
 80067da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067dc:	2a00      	cmp	r2, #0
 80067de:	f000 80ea 	beq.w	80069b6 <_dtoa_r+0x8d6>
 80067e2:	9a07      	ldr	r2, [sp, #28]
 80067e4:	2a01      	cmp	r2, #1
 80067e6:	f300 80cd 	bgt.w	8006984 <_dtoa_r+0x8a4>
 80067ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80067ec:	2a00      	cmp	r2, #0
 80067ee:	f000 80c1 	beq.w	8006974 <_dtoa_r+0x894>
 80067f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80067f6:	9c08      	ldr	r4, [sp, #32]
 80067f8:	9e00      	ldr	r6, [sp, #0]
 80067fa:	9a00      	ldr	r2, [sp, #0]
 80067fc:	441a      	add	r2, r3
 80067fe:	9200      	str	r2, [sp, #0]
 8006800:	9a06      	ldr	r2, [sp, #24]
 8006802:	2101      	movs	r1, #1
 8006804:	441a      	add	r2, r3
 8006806:	4648      	mov	r0, r9
 8006808:	9206      	str	r2, [sp, #24]
 800680a:	f000 fc77 	bl	80070fc <__i2b>
 800680e:	4605      	mov	r5, r0
 8006810:	b166      	cbz	r6, 800682c <_dtoa_r+0x74c>
 8006812:	9b06      	ldr	r3, [sp, #24]
 8006814:	2b00      	cmp	r3, #0
 8006816:	dd09      	ble.n	800682c <_dtoa_r+0x74c>
 8006818:	42b3      	cmp	r3, r6
 800681a:	9a00      	ldr	r2, [sp, #0]
 800681c:	bfa8      	it	ge
 800681e:	4633      	movge	r3, r6
 8006820:	1ad2      	subs	r2, r2, r3
 8006822:	9200      	str	r2, [sp, #0]
 8006824:	9a06      	ldr	r2, [sp, #24]
 8006826:	1af6      	subs	r6, r6, r3
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	9306      	str	r3, [sp, #24]
 800682c:	9b08      	ldr	r3, [sp, #32]
 800682e:	b30b      	cbz	r3, 8006874 <_dtoa_r+0x794>
 8006830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006832:	2b00      	cmp	r3, #0
 8006834:	f000 80c6 	beq.w	80069c4 <_dtoa_r+0x8e4>
 8006838:	2c00      	cmp	r4, #0
 800683a:	f000 80c0 	beq.w	80069be <_dtoa_r+0x8de>
 800683e:	4629      	mov	r1, r5
 8006840:	4622      	mov	r2, r4
 8006842:	4648      	mov	r0, r9
 8006844:	f000 fd12 	bl	800726c <__pow5mult>
 8006848:	9a02      	ldr	r2, [sp, #8]
 800684a:	4601      	mov	r1, r0
 800684c:	4605      	mov	r5, r0
 800684e:	4648      	mov	r0, r9
 8006850:	f000 fc6a 	bl	8007128 <__multiply>
 8006854:	9902      	ldr	r1, [sp, #8]
 8006856:	4680      	mov	r8, r0
 8006858:	4648      	mov	r0, r9
 800685a:	f000 fb51 	bl	8006f00 <_Bfree>
 800685e:	9b08      	ldr	r3, [sp, #32]
 8006860:	1b1b      	subs	r3, r3, r4
 8006862:	9308      	str	r3, [sp, #32]
 8006864:	f000 80b1 	beq.w	80069ca <_dtoa_r+0x8ea>
 8006868:	9a08      	ldr	r2, [sp, #32]
 800686a:	4641      	mov	r1, r8
 800686c:	4648      	mov	r0, r9
 800686e:	f000 fcfd 	bl	800726c <__pow5mult>
 8006872:	9002      	str	r0, [sp, #8]
 8006874:	2101      	movs	r1, #1
 8006876:	4648      	mov	r0, r9
 8006878:	f000 fc40 	bl	80070fc <__i2b>
 800687c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800687e:	4604      	mov	r4, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 81d8 	beq.w	8006c36 <_dtoa_r+0xb56>
 8006886:	461a      	mov	r2, r3
 8006888:	4601      	mov	r1, r0
 800688a:	4648      	mov	r0, r9
 800688c:	f000 fcee 	bl	800726c <__pow5mult>
 8006890:	9b07      	ldr	r3, [sp, #28]
 8006892:	2b01      	cmp	r3, #1
 8006894:	4604      	mov	r4, r0
 8006896:	f300 809f 	bgt.w	80069d8 <_dtoa_r+0x8f8>
 800689a:	9b04      	ldr	r3, [sp, #16]
 800689c:	2b00      	cmp	r3, #0
 800689e:	f040 8097 	bne.w	80069d0 <_dtoa_r+0x8f0>
 80068a2:	9b05      	ldr	r3, [sp, #20]
 80068a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f040 8093 	bne.w	80069d4 <_dtoa_r+0x8f4>
 80068ae:	9b05      	ldr	r3, [sp, #20]
 80068b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068b4:	0d1b      	lsrs	r3, r3, #20
 80068b6:	051b      	lsls	r3, r3, #20
 80068b8:	b133      	cbz	r3, 80068c8 <_dtoa_r+0x7e8>
 80068ba:	9b00      	ldr	r3, [sp, #0]
 80068bc:	3301      	adds	r3, #1
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	9b06      	ldr	r3, [sp, #24]
 80068c2:	3301      	adds	r3, #1
 80068c4:	9306      	str	r3, [sp, #24]
 80068c6:	2301      	movs	r3, #1
 80068c8:	9308      	str	r3, [sp, #32]
 80068ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 81b8 	beq.w	8006c42 <_dtoa_r+0xb62>
 80068d2:	6923      	ldr	r3, [r4, #16]
 80068d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80068d8:	6918      	ldr	r0, [r3, #16]
 80068da:	f000 fbc3 	bl	8007064 <__hi0bits>
 80068de:	f1c0 0020 	rsb	r0, r0, #32
 80068e2:	9b06      	ldr	r3, [sp, #24]
 80068e4:	4418      	add	r0, r3
 80068e6:	f010 001f 	ands.w	r0, r0, #31
 80068ea:	f000 8082 	beq.w	80069f2 <_dtoa_r+0x912>
 80068ee:	f1c0 0320 	rsb	r3, r0, #32
 80068f2:	2b04      	cmp	r3, #4
 80068f4:	dd73      	ble.n	80069de <_dtoa_r+0x8fe>
 80068f6:	9b00      	ldr	r3, [sp, #0]
 80068f8:	f1c0 001c 	rsb	r0, r0, #28
 80068fc:	4403      	add	r3, r0
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	9b06      	ldr	r3, [sp, #24]
 8006902:	4403      	add	r3, r0
 8006904:	4406      	add	r6, r0
 8006906:	9306      	str	r3, [sp, #24]
 8006908:	9b00      	ldr	r3, [sp, #0]
 800690a:	2b00      	cmp	r3, #0
 800690c:	dd05      	ble.n	800691a <_dtoa_r+0x83a>
 800690e:	9902      	ldr	r1, [sp, #8]
 8006910:	461a      	mov	r2, r3
 8006912:	4648      	mov	r0, r9
 8006914:	f000 fd04 	bl	8007320 <__lshift>
 8006918:	9002      	str	r0, [sp, #8]
 800691a:	9b06      	ldr	r3, [sp, #24]
 800691c:	2b00      	cmp	r3, #0
 800691e:	dd05      	ble.n	800692c <_dtoa_r+0x84c>
 8006920:	4621      	mov	r1, r4
 8006922:	461a      	mov	r2, r3
 8006924:	4648      	mov	r0, r9
 8006926:	f000 fcfb 	bl	8007320 <__lshift>
 800692a:	4604      	mov	r4, r0
 800692c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800692e:	2b00      	cmp	r3, #0
 8006930:	d061      	beq.n	80069f6 <_dtoa_r+0x916>
 8006932:	9802      	ldr	r0, [sp, #8]
 8006934:	4621      	mov	r1, r4
 8006936:	f000 fd5f 	bl	80073f8 <__mcmp>
 800693a:	2800      	cmp	r0, #0
 800693c:	da5b      	bge.n	80069f6 <_dtoa_r+0x916>
 800693e:	2300      	movs	r3, #0
 8006940:	9902      	ldr	r1, [sp, #8]
 8006942:	220a      	movs	r2, #10
 8006944:	4648      	mov	r0, r9
 8006946:	f000 fafd 	bl	8006f44 <__multadd>
 800694a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800694c:	9002      	str	r0, [sp, #8]
 800694e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006952:	2b00      	cmp	r3, #0
 8006954:	f000 8177 	beq.w	8006c46 <_dtoa_r+0xb66>
 8006958:	4629      	mov	r1, r5
 800695a:	2300      	movs	r3, #0
 800695c:	220a      	movs	r2, #10
 800695e:	4648      	mov	r0, r9
 8006960:	f000 faf0 	bl	8006f44 <__multadd>
 8006964:	f1bb 0f00 	cmp.w	fp, #0
 8006968:	4605      	mov	r5, r0
 800696a:	dc6f      	bgt.n	8006a4c <_dtoa_r+0x96c>
 800696c:	9b07      	ldr	r3, [sp, #28]
 800696e:	2b02      	cmp	r3, #2
 8006970:	dc49      	bgt.n	8006a06 <_dtoa_r+0x926>
 8006972:	e06b      	b.n	8006a4c <_dtoa_r+0x96c>
 8006974:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006976:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800697a:	e73c      	b.n	80067f6 <_dtoa_r+0x716>
 800697c:	3fe00000 	.word	0x3fe00000
 8006980:	40240000 	.word	0x40240000
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	1e5c      	subs	r4, r3, #1
 8006988:	9b08      	ldr	r3, [sp, #32]
 800698a:	42a3      	cmp	r3, r4
 800698c:	db09      	blt.n	80069a2 <_dtoa_r+0x8c2>
 800698e:	1b1c      	subs	r4, r3, r4
 8006990:	9b03      	ldr	r3, [sp, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	f6bf af30 	bge.w	80067f8 <_dtoa_r+0x718>
 8006998:	9b00      	ldr	r3, [sp, #0]
 800699a:	9a03      	ldr	r2, [sp, #12]
 800699c:	1a9e      	subs	r6, r3, r2
 800699e:	2300      	movs	r3, #0
 80069a0:	e72b      	b.n	80067fa <_dtoa_r+0x71a>
 80069a2:	9b08      	ldr	r3, [sp, #32]
 80069a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069a6:	9408      	str	r4, [sp, #32]
 80069a8:	1ae3      	subs	r3, r4, r3
 80069aa:	441a      	add	r2, r3
 80069ac:	9e00      	ldr	r6, [sp, #0]
 80069ae:	9b03      	ldr	r3, [sp, #12]
 80069b0:	920d      	str	r2, [sp, #52]	@ 0x34
 80069b2:	2400      	movs	r4, #0
 80069b4:	e721      	b.n	80067fa <_dtoa_r+0x71a>
 80069b6:	9c08      	ldr	r4, [sp, #32]
 80069b8:	9e00      	ldr	r6, [sp, #0]
 80069ba:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80069bc:	e728      	b.n	8006810 <_dtoa_r+0x730>
 80069be:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80069c2:	e751      	b.n	8006868 <_dtoa_r+0x788>
 80069c4:	9a08      	ldr	r2, [sp, #32]
 80069c6:	9902      	ldr	r1, [sp, #8]
 80069c8:	e750      	b.n	800686c <_dtoa_r+0x78c>
 80069ca:	f8cd 8008 	str.w	r8, [sp, #8]
 80069ce:	e751      	b.n	8006874 <_dtoa_r+0x794>
 80069d0:	2300      	movs	r3, #0
 80069d2:	e779      	b.n	80068c8 <_dtoa_r+0x7e8>
 80069d4:	9b04      	ldr	r3, [sp, #16]
 80069d6:	e777      	b.n	80068c8 <_dtoa_r+0x7e8>
 80069d8:	2300      	movs	r3, #0
 80069da:	9308      	str	r3, [sp, #32]
 80069dc:	e779      	b.n	80068d2 <_dtoa_r+0x7f2>
 80069de:	d093      	beq.n	8006908 <_dtoa_r+0x828>
 80069e0:	9a00      	ldr	r2, [sp, #0]
 80069e2:	331c      	adds	r3, #28
 80069e4:	441a      	add	r2, r3
 80069e6:	9200      	str	r2, [sp, #0]
 80069e8:	9a06      	ldr	r2, [sp, #24]
 80069ea:	441a      	add	r2, r3
 80069ec:	441e      	add	r6, r3
 80069ee:	9206      	str	r2, [sp, #24]
 80069f0:	e78a      	b.n	8006908 <_dtoa_r+0x828>
 80069f2:	4603      	mov	r3, r0
 80069f4:	e7f4      	b.n	80069e0 <_dtoa_r+0x900>
 80069f6:	9b03      	ldr	r3, [sp, #12]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	46b8      	mov	r8, r7
 80069fc:	dc20      	bgt.n	8006a40 <_dtoa_r+0x960>
 80069fe:	469b      	mov	fp, r3
 8006a00:	9b07      	ldr	r3, [sp, #28]
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	dd1e      	ble.n	8006a44 <_dtoa_r+0x964>
 8006a06:	f1bb 0f00 	cmp.w	fp, #0
 8006a0a:	f47f adb1 	bne.w	8006570 <_dtoa_r+0x490>
 8006a0e:	4621      	mov	r1, r4
 8006a10:	465b      	mov	r3, fp
 8006a12:	2205      	movs	r2, #5
 8006a14:	4648      	mov	r0, r9
 8006a16:	f000 fa95 	bl	8006f44 <__multadd>
 8006a1a:	4601      	mov	r1, r0
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	9802      	ldr	r0, [sp, #8]
 8006a20:	f000 fcea 	bl	80073f8 <__mcmp>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	f77f ada3 	ble.w	8006570 <_dtoa_r+0x490>
 8006a2a:	4656      	mov	r6, sl
 8006a2c:	2331      	movs	r3, #49	@ 0x31
 8006a2e:	f806 3b01 	strb.w	r3, [r6], #1
 8006a32:	f108 0801 	add.w	r8, r8, #1
 8006a36:	e59f      	b.n	8006578 <_dtoa_r+0x498>
 8006a38:	9c03      	ldr	r4, [sp, #12]
 8006a3a:	46b8      	mov	r8, r7
 8006a3c:	4625      	mov	r5, r4
 8006a3e:	e7f4      	b.n	8006a2a <_dtoa_r+0x94a>
 8006a40:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f000 8101 	beq.w	8006c4e <_dtoa_r+0xb6e>
 8006a4c:	2e00      	cmp	r6, #0
 8006a4e:	dd05      	ble.n	8006a5c <_dtoa_r+0x97c>
 8006a50:	4629      	mov	r1, r5
 8006a52:	4632      	mov	r2, r6
 8006a54:	4648      	mov	r0, r9
 8006a56:	f000 fc63 	bl	8007320 <__lshift>
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	9b08      	ldr	r3, [sp, #32]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d05c      	beq.n	8006b1c <_dtoa_r+0xa3c>
 8006a62:	6869      	ldr	r1, [r5, #4]
 8006a64:	4648      	mov	r0, r9
 8006a66:	f000 fa0b 	bl	8006e80 <_Balloc>
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	b928      	cbnz	r0, 8006a7a <_dtoa_r+0x99a>
 8006a6e:	4b82      	ldr	r3, [pc, #520]	@ (8006c78 <_dtoa_r+0xb98>)
 8006a70:	4602      	mov	r2, r0
 8006a72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006a76:	f7ff bb4a 	b.w	800610e <_dtoa_r+0x2e>
 8006a7a:	692a      	ldr	r2, [r5, #16]
 8006a7c:	3202      	adds	r2, #2
 8006a7e:	0092      	lsls	r2, r2, #2
 8006a80:	f105 010c 	add.w	r1, r5, #12
 8006a84:	300c      	adds	r0, #12
 8006a86:	f001 ff69 	bl	800895c <memcpy>
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	4631      	mov	r1, r6
 8006a8e:	4648      	mov	r0, r9
 8006a90:	f000 fc46 	bl	8007320 <__lshift>
 8006a94:	f10a 0301 	add.w	r3, sl, #1
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	eb0a 030b 	add.w	r3, sl, fp
 8006a9e:	9308      	str	r3, [sp, #32]
 8006aa0:	9b04      	ldr	r3, [sp, #16]
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	462f      	mov	r7, r5
 8006aa8:	9306      	str	r3, [sp, #24]
 8006aaa:	4605      	mov	r5, r0
 8006aac:	9b00      	ldr	r3, [sp, #0]
 8006aae:	9802      	ldr	r0, [sp, #8]
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	f103 3bff 	add.w	fp, r3, #4294967295
 8006ab6:	f7ff fa89 	bl	8005fcc <quorem>
 8006aba:	4603      	mov	r3, r0
 8006abc:	3330      	adds	r3, #48	@ 0x30
 8006abe:	9003      	str	r0, [sp, #12]
 8006ac0:	4639      	mov	r1, r7
 8006ac2:	9802      	ldr	r0, [sp, #8]
 8006ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ac6:	f000 fc97 	bl	80073f8 <__mcmp>
 8006aca:	462a      	mov	r2, r5
 8006acc:	9004      	str	r0, [sp, #16]
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4648      	mov	r0, r9
 8006ad2:	f000 fcad 	bl	8007430 <__mdiff>
 8006ad6:	68c2      	ldr	r2, [r0, #12]
 8006ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ada:	4606      	mov	r6, r0
 8006adc:	bb02      	cbnz	r2, 8006b20 <_dtoa_r+0xa40>
 8006ade:	4601      	mov	r1, r0
 8006ae0:	9802      	ldr	r0, [sp, #8]
 8006ae2:	f000 fc89 	bl	80073f8 <__mcmp>
 8006ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae8:	4602      	mov	r2, r0
 8006aea:	4631      	mov	r1, r6
 8006aec:	4648      	mov	r0, r9
 8006aee:	920c      	str	r2, [sp, #48]	@ 0x30
 8006af0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006af2:	f000 fa05 	bl	8006f00 <_Bfree>
 8006af6:	9b07      	ldr	r3, [sp, #28]
 8006af8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006afa:	9e00      	ldr	r6, [sp, #0]
 8006afc:	ea42 0103 	orr.w	r1, r2, r3
 8006b00:	9b06      	ldr	r3, [sp, #24]
 8006b02:	4319      	orrs	r1, r3
 8006b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b06:	d10d      	bne.n	8006b24 <_dtoa_r+0xa44>
 8006b08:	2b39      	cmp	r3, #57	@ 0x39
 8006b0a:	d027      	beq.n	8006b5c <_dtoa_r+0xa7c>
 8006b0c:	9a04      	ldr	r2, [sp, #16]
 8006b0e:	2a00      	cmp	r2, #0
 8006b10:	dd01      	ble.n	8006b16 <_dtoa_r+0xa36>
 8006b12:	9b03      	ldr	r3, [sp, #12]
 8006b14:	3331      	adds	r3, #49	@ 0x31
 8006b16:	f88b 3000 	strb.w	r3, [fp]
 8006b1a:	e52e      	b.n	800657a <_dtoa_r+0x49a>
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	e7b9      	b.n	8006a94 <_dtoa_r+0x9b4>
 8006b20:	2201      	movs	r2, #1
 8006b22:	e7e2      	b.n	8006aea <_dtoa_r+0xa0a>
 8006b24:	9904      	ldr	r1, [sp, #16]
 8006b26:	2900      	cmp	r1, #0
 8006b28:	db04      	blt.n	8006b34 <_dtoa_r+0xa54>
 8006b2a:	9807      	ldr	r0, [sp, #28]
 8006b2c:	4301      	orrs	r1, r0
 8006b2e:	9806      	ldr	r0, [sp, #24]
 8006b30:	4301      	orrs	r1, r0
 8006b32:	d120      	bne.n	8006b76 <_dtoa_r+0xa96>
 8006b34:	2a00      	cmp	r2, #0
 8006b36:	ddee      	ble.n	8006b16 <_dtoa_r+0xa36>
 8006b38:	9902      	ldr	r1, [sp, #8]
 8006b3a:	9300      	str	r3, [sp, #0]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	4648      	mov	r0, r9
 8006b40:	f000 fbee 	bl	8007320 <__lshift>
 8006b44:	4621      	mov	r1, r4
 8006b46:	9002      	str	r0, [sp, #8]
 8006b48:	f000 fc56 	bl	80073f8 <__mcmp>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	9b00      	ldr	r3, [sp, #0]
 8006b50:	dc02      	bgt.n	8006b58 <_dtoa_r+0xa78>
 8006b52:	d1e0      	bne.n	8006b16 <_dtoa_r+0xa36>
 8006b54:	07da      	lsls	r2, r3, #31
 8006b56:	d5de      	bpl.n	8006b16 <_dtoa_r+0xa36>
 8006b58:	2b39      	cmp	r3, #57	@ 0x39
 8006b5a:	d1da      	bne.n	8006b12 <_dtoa_r+0xa32>
 8006b5c:	2339      	movs	r3, #57	@ 0x39
 8006b5e:	f88b 3000 	strb.w	r3, [fp]
 8006b62:	4633      	mov	r3, r6
 8006b64:	461e      	mov	r6, r3
 8006b66:	3b01      	subs	r3, #1
 8006b68:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b6c:	2a39      	cmp	r2, #57	@ 0x39
 8006b6e:	d04e      	beq.n	8006c0e <_dtoa_r+0xb2e>
 8006b70:	3201      	adds	r2, #1
 8006b72:	701a      	strb	r2, [r3, #0]
 8006b74:	e501      	b.n	800657a <_dtoa_r+0x49a>
 8006b76:	2a00      	cmp	r2, #0
 8006b78:	dd03      	ble.n	8006b82 <_dtoa_r+0xaa2>
 8006b7a:	2b39      	cmp	r3, #57	@ 0x39
 8006b7c:	d0ee      	beq.n	8006b5c <_dtoa_r+0xa7c>
 8006b7e:	3301      	adds	r3, #1
 8006b80:	e7c9      	b.n	8006b16 <_dtoa_r+0xa36>
 8006b82:	9a00      	ldr	r2, [sp, #0]
 8006b84:	9908      	ldr	r1, [sp, #32]
 8006b86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b8a:	428a      	cmp	r2, r1
 8006b8c:	d028      	beq.n	8006be0 <_dtoa_r+0xb00>
 8006b8e:	9902      	ldr	r1, [sp, #8]
 8006b90:	2300      	movs	r3, #0
 8006b92:	220a      	movs	r2, #10
 8006b94:	4648      	mov	r0, r9
 8006b96:	f000 f9d5 	bl	8006f44 <__multadd>
 8006b9a:	42af      	cmp	r7, r5
 8006b9c:	9002      	str	r0, [sp, #8]
 8006b9e:	f04f 0300 	mov.w	r3, #0
 8006ba2:	f04f 020a 	mov.w	r2, #10
 8006ba6:	4639      	mov	r1, r7
 8006ba8:	4648      	mov	r0, r9
 8006baa:	d107      	bne.n	8006bbc <_dtoa_r+0xadc>
 8006bac:	f000 f9ca 	bl	8006f44 <__multadd>
 8006bb0:	4607      	mov	r7, r0
 8006bb2:	4605      	mov	r5, r0
 8006bb4:	9b00      	ldr	r3, [sp, #0]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	e777      	b.n	8006aac <_dtoa_r+0x9cc>
 8006bbc:	f000 f9c2 	bl	8006f44 <__multadd>
 8006bc0:	4629      	mov	r1, r5
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	220a      	movs	r2, #10
 8006bc8:	4648      	mov	r0, r9
 8006bca:	f000 f9bb 	bl	8006f44 <__multadd>
 8006bce:	4605      	mov	r5, r0
 8006bd0:	e7f0      	b.n	8006bb4 <_dtoa_r+0xad4>
 8006bd2:	f1bb 0f00 	cmp.w	fp, #0
 8006bd6:	bfcc      	ite	gt
 8006bd8:	465e      	movgt	r6, fp
 8006bda:	2601      	movle	r6, #1
 8006bdc:	4456      	add	r6, sl
 8006bde:	2700      	movs	r7, #0
 8006be0:	9902      	ldr	r1, [sp, #8]
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	2201      	movs	r2, #1
 8006be6:	4648      	mov	r0, r9
 8006be8:	f000 fb9a 	bl	8007320 <__lshift>
 8006bec:	4621      	mov	r1, r4
 8006bee:	9002      	str	r0, [sp, #8]
 8006bf0:	f000 fc02 	bl	80073f8 <__mcmp>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	dcb4      	bgt.n	8006b62 <_dtoa_r+0xa82>
 8006bf8:	d102      	bne.n	8006c00 <_dtoa_r+0xb20>
 8006bfa:	9b00      	ldr	r3, [sp, #0]
 8006bfc:	07db      	lsls	r3, r3, #31
 8006bfe:	d4b0      	bmi.n	8006b62 <_dtoa_r+0xa82>
 8006c00:	4633      	mov	r3, r6
 8006c02:	461e      	mov	r6, r3
 8006c04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c08:	2a30      	cmp	r2, #48	@ 0x30
 8006c0a:	d0fa      	beq.n	8006c02 <_dtoa_r+0xb22>
 8006c0c:	e4b5      	b.n	800657a <_dtoa_r+0x49a>
 8006c0e:	459a      	cmp	sl, r3
 8006c10:	d1a8      	bne.n	8006b64 <_dtoa_r+0xa84>
 8006c12:	2331      	movs	r3, #49	@ 0x31
 8006c14:	f108 0801 	add.w	r8, r8, #1
 8006c18:	f88a 3000 	strb.w	r3, [sl]
 8006c1c:	e4ad      	b.n	800657a <_dtoa_r+0x49a>
 8006c1e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c20:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006c7c <_dtoa_r+0xb9c>
 8006c24:	b11b      	cbz	r3, 8006c2e <_dtoa_r+0xb4e>
 8006c26:	f10a 0308 	add.w	r3, sl, #8
 8006c2a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006c2c:	6013      	str	r3, [r2, #0]
 8006c2e:	4650      	mov	r0, sl
 8006c30:	b017      	add	sp, #92	@ 0x5c
 8006c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c36:	9b07      	ldr	r3, [sp, #28]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	f77f ae2e 	ble.w	800689a <_dtoa_r+0x7ba>
 8006c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c40:	9308      	str	r3, [sp, #32]
 8006c42:	2001      	movs	r0, #1
 8006c44:	e64d      	b.n	80068e2 <_dtoa_r+0x802>
 8006c46:	f1bb 0f00 	cmp.w	fp, #0
 8006c4a:	f77f aed9 	ble.w	8006a00 <_dtoa_r+0x920>
 8006c4e:	4656      	mov	r6, sl
 8006c50:	9802      	ldr	r0, [sp, #8]
 8006c52:	4621      	mov	r1, r4
 8006c54:	f7ff f9ba 	bl	8005fcc <quorem>
 8006c58:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8006c60:	eba6 020a 	sub.w	r2, r6, sl
 8006c64:	4593      	cmp	fp, r2
 8006c66:	ddb4      	ble.n	8006bd2 <_dtoa_r+0xaf2>
 8006c68:	9902      	ldr	r1, [sp, #8]
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	220a      	movs	r2, #10
 8006c6e:	4648      	mov	r0, r9
 8006c70:	f000 f968 	bl	8006f44 <__multadd>
 8006c74:	9002      	str	r0, [sp, #8]
 8006c76:	e7eb      	b.n	8006c50 <_dtoa_r+0xb70>
 8006c78:	08009881 	.word	0x08009881
 8006c7c:	08009805 	.word	0x08009805

08006c80 <_free_r>:
 8006c80:	b538      	push	{r3, r4, r5, lr}
 8006c82:	4605      	mov	r5, r0
 8006c84:	2900      	cmp	r1, #0
 8006c86:	d041      	beq.n	8006d0c <_free_r+0x8c>
 8006c88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c8c:	1f0c      	subs	r4, r1, #4
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	bfb8      	it	lt
 8006c92:	18e4      	addlt	r4, r4, r3
 8006c94:	f000 f8e8 	bl	8006e68 <__malloc_lock>
 8006c98:	4a1d      	ldr	r2, [pc, #116]	@ (8006d10 <_free_r+0x90>)
 8006c9a:	6813      	ldr	r3, [r2, #0]
 8006c9c:	b933      	cbnz	r3, 8006cac <_free_r+0x2c>
 8006c9e:	6063      	str	r3, [r4, #4]
 8006ca0:	6014      	str	r4, [r2, #0]
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ca8:	f000 b8e4 	b.w	8006e74 <__malloc_unlock>
 8006cac:	42a3      	cmp	r3, r4
 8006cae:	d908      	bls.n	8006cc2 <_free_r+0x42>
 8006cb0:	6820      	ldr	r0, [r4, #0]
 8006cb2:	1821      	adds	r1, r4, r0
 8006cb4:	428b      	cmp	r3, r1
 8006cb6:	bf01      	itttt	eq
 8006cb8:	6819      	ldreq	r1, [r3, #0]
 8006cba:	685b      	ldreq	r3, [r3, #4]
 8006cbc:	1809      	addeq	r1, r1, r0
 8006cbe:	6021      	streq	r1, [r4, #0]
 8006cc0:	e7ed      	b.n	8006c9e <_free_r+0x1e>
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	b10b      	cbz	r3, 8006ccc <_free_r+0x4c>
 8006cc8:	42a3      	cmp	r3, r4
 8006cca:	d9fa      	bls.n	8006cc2 <_free_r+0x42>
 8006ccc:	6811      	ldr	r1, [r2, #0]
 8006cce:	1850      	adds	r0, r2, r1
 8006cd0:	42a0      	cmp	r0, r4
 8006cd2:	d10b      	bne.n	8006cec <_free_r+0x6c>
 8006cd4:	6820      	ldr	r0, [r4, #0]
 8006cd6:	4401      	add	r1, r0
 8006cd8:	1850      	adds	r0, r2, r1
 8006cda:	4283      	cmp	r3, r0
 8006cdc:	6011      	str	r1, [r2, #0]
 8006cde:	d1e0      	bne.n	8006ca2 <_free_r+0x22>
 8006ce0:	6818      	ldr	r0, [r3, #0]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	6053      	str	r3, [r2, #4]
 8006ce6:	4408      	add	r0, r1
 8006ce8:	6010      	str	r0, [r2, #0]
 8006cea:	e7da      	b.n	8006ca2 <_free_r+0x22>
 8006cec:	d902      	bls.n	8006cf4 <_free_r+0x74>
 8006cee:	230c      	movs	r3, #12
 8006cf0:	602b      	str	r3, [r5, #0]
 8006cf2:	e7d6      	b.n	8006ca2 <_free_r+0x22>
 8006cf4:	6820      	ldr	r0, [r4, #0]
 8006cf6:	1821      	adds	r1, r4, r0
 8006cf8:	428b      	cmp	r3, r1
 8006cfa:	bf04      	itt	eq
 8006cfc:	6819      	ldreq	r1, [r3, #0]
 8006cfe:	685b      	ldreq	r3, [r3, #4]
 8006d00:	6063      	str	r3, [r4, #4]
 8006d02:	bf04      	itt	eq
 8006d04:	1809      	addeq	r1, r1, r0
 8006d06:	6021      	streq	r1, [r4, #0]
 8006d08:	6054      	str	r4, [r2, #4]
 8006d0a:	e7ca      	b.n	8006ca2 <_free_r+0x22>
 8006d0c:	bd38      	pop	{r3, r4, r5, pc}
 8006d0e:	bf00      	nop
 8006d10:	20000480 	.word	0x20000480

08006d14 <malloc>:
 8006d14:	4b02      	ldr	r3, [pc, #8]	@ (8006d20 <malloc+0xc>)
 8006d16:	4601      	mov	r1, r0
 8006d18:	6818      	ldr	r0, [r3, #0]
 8006d1a:	f000 b825 	b.w	8006d68 <_malloc_r>
 8006d1e:	bf00      	nop
 8006d20:	20000048 	.word	0x20000048

08006d24 <sbrk_aligned>:
 8006d24:	b570      	push	{r4, r5, r6, lr}
 8006d26:	4e0f      	ldr	r6, [pc, #60]	@ (8006d64 <sbrk_aligned+0x40>)
 8006d28:	460c      	mov	r4, r1
 8006d2a:	6831      	ldr	r1, [r6, #0]
 8006d2c:	4605      	mov	r5, r0
 8006d2e:	b911      	cbnz	r1, 8006d36 <sbrk_aligned+0x12>
 8006d30:	f001 fe04 	bl	800893c <_sbrk_r>
 8006d34:	6030      	str	r0, [r6, #0]
 8006d36:	4621      	mov	r1, r4
 8006d38:	4628      	mov	r0, r5
 8006d3a:	f001 fdff 	bl	800893c <_sbrk_r>
 8006d3e:	1c43      	adds	r3, r0, #1
 8006d40:	d103      	bne.n	8006d4a <sbrk_aligned+0x26>
 8006d42:	f04f 34ff 	mov.w	r4, #4294967295
 8006d46:	4620      	mov	r0, r4
 8006d48:	bd70      	pop	{r4, r5, r6, pc}
 8006d4a:	1cc4      	adds	r4, r0, #3
 8006d4c:	f024 0403 	bic.w	r4, r4, #3
 8006d50:	42a0      	cmp	r0, r4
 8006d52:	d0f8      	beq.n	8006d46 <sbrk_aligned+0x22>
 8006d54:	1a21      	subs	r1, r4, r0
 8006d56:	4628      	mov	r0, r5
 8006d58:	f001 fdf0 	bl	800893c <_sbrk_r>
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	d1f2      	bne.n	8006d46 <sbrk_aligned+0x22>
 8006d60:	e7ef      	b.n	8006d42 <sbrk_aligned+0x1e>
 8006d62:	bf00      	nop
 8006d64:	2000047c 	.word	0x2000047c

08006d68 <_malloc_r>:
 8006d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d6c:	1ccd      	adds	r5, r1, #3
 8006d6e:	f025 0503 	bic.w	r5, r5, #3
 8006d72:	3508      	adds	r5, #8
 8006d74:	2d0c      	cmp	r5, #12
 8006d76:	bf38      	it	cc
 8006d78:	250c      	movcc	r5, #12
 8006d7a:	2d00      	cmp	r5, #0
 8006d7c:	4606      	mov	r6, r0
 8006d7e:	db01      	blt.n	8006d84 <_malloc_r+0x1c>
 8006d80:	42a9      	cmp	r1, r5
 8006d82:	d904      	bls.n	8006d8e <_malloc_r+0x26>
 8006d84:	230c      	movs	r3, #12
 8006d86:	6033      	str	r3, [r6, #0]
 8006d88:	2000      	movs	r0, #0
 8006d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006e64 <_malloc_r+0xfc>
 8006d92:	f000 f869 	bl	8006e68 <__malloc_lock>
 8006d96:	f8d8 3000 	ldr.w	r3, [r8]
 8006d9a:	461c      	mov	r4, r3
 8006d9c:	bb44      	cbnz	r4, 8006df0 <_malloc_r+0x88>
 8006d9e:	4629      	mov	r1, r5
 8006da0:	4630      	mov	r0, r6
 8006da2:	f7ff ffbf 	bl	8006d24 <sbrk_aligned>
 8006da6:	1c43      	adds	r3, r0, #1
 8006da8:	4604      	mov	r4, r0
 8006daa:	d158      	bne.n	8006e5e <_malloc_r+0xf6>
 8006dac:	f8d8 4000 	ldr.w	r4, [r8]
 8006db0:	4627      	mov	r7, r4
 8006db2:	2f00      	cmp	r7, #0
 8006db4:	d143      	bne.n	8006e3e <_malloc_r+0xd6>
 8006db6:	2c00      	cmp	r4, #0
 8006db8:	d04b      	beq.n	8006e52 <_malloc_r+0xea>
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	4639      	mov	r1, r7
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	eb04 0903 	add.w	r9, r4, r3
 8006dc4:	f001 fdba 	bl	800893c <_sbrk_r>
 8006dc8:	4581      	cmp	r9, r0
 8006dca:	d142      	bne.n	8006e52 <_malloc_r+0xea>
 8006dcc:	6821      	ldr	r1, [r4, #0]
 8006dce:	1a6d      	subs	r5, r5, r1
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4630      	mov	r0, r6
 8006dd4:	f7ff ffa6 	bl	8006d24 <sbrk_aligned>
 8006dd8:	3001      	adds	r0, #1
 8006dda:	d03a      	beq.n	8006e52 <_malloc_r+0xea>
 8006ddc:	6823      	ldr	r3, [r4, #0]
 8006dde:	442b      	add	r3, r5
 8006de0:	6023      	str	r3, [r4, #0]
 8006de2:	f8d8 3000 	ldr.w	r3, [r8]
 8006de6:	685a      	ldr	r2, [r3, #4]
 8006de8:	bb62      	cbnz	r2, 8006e44 <_malloc_r+0xdc>
 8006dea:	f8c8 7000 	str.w	r7, [r8]
 8006dee:	e00f      	b.n	8006e10 <_malloc_r+0xa8>
 8006df0:	6822      	ldr	r2, [r4, #0]
 8006df2:	1b52      	subs	r2, r2, r5
 8006df4:	d420      	bmi.n	8006e38 <_malloc_r+0xd0>
 8006df6:	2a0b      	cmp	r2, #11
 8006df8:	d917      	bls.n	8006e2a <_malloc_r+0xc2>
 8006dfa:	1961      	adds	r1, r4, r5
 8006dfc:	42a3      	cmp	r3, r4
 8006dfe:	6025      	str	r5, [r4, #0]
 8006e00:	bf18      	it	ne
 8006e02:	6059      	strne	r1, [r3, #4]
 8006e04:	6863      	ldr	r3, [r4, #4]
 8006e06:	bf08      	it	eq
 8006e08:	f8c8 1000 	streq.w	r1, [r8]
 8006e0c:	5162      	str	r2, [r4, r5]
 8006e0e:	604b      	str	r3, [r1, #4]
 8006e10:	4630      	mov	r0, r6
 8006e12:	f000 f82f 	bl	8006e74 <__malloc_unlock>
 8006e16:	f104 000b 	add.w	r0, r4, #11
 8006e1a:	1d23      	adds	r3, r4, #4
 8006e1c:	f020 0007 	bic.w	r0, r0, #7
 8006e20:	1ac2      	subs	r2, r0, r3
 8006e22:	bf1c      	itt	ne
 8006e24:	1a1b      	subne	r3, r3, r0
 8006e26:	50a3      	strne	r3, [r4, r2]
 8006e28:	e7af      	b.n	8006d8a <_malloc_r+0x22>
 8006e2a:	6862      	ldr	r2, [r4, #4]
 8006e2c:	42a3      	cmp	r3, r4
 8006e2e:	bf0c      	ite	eq
 8006e30:	f8c8 2000 	streq.w	r2, [r8]
 8006e34:	605a      	strne	r2, [r3, #4]
 8006e36:	e7eb      	b.n	8006e10 <_malloc_r+0xa8>
 8006e38:	4623      	mov	r3, r4
 8006e3a:	6864      	ldr	r4, [r4, #4]
 8006e3c:	e7ae      	b.n	8006d9c <_malloc_r+0x34>
 8006e3e:	463c      	mov	r4, r7
 8006e40:	687f      	ldr	r7, [r7, #4]
 8006e42:	e7b6      	b.n	8006db2 <_malloc_r+0x4a>
 8006e44:	461a      	mov	r2, r3
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	42a3      	cmp	r3, r4
 8006e4a:	d1fb      	bne.n	8006e44 <_malloc_r+0xdc>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	6053      	str	r3, [r2, #4]
 8006e50:	e7de      	b.n	8006e10 <_malloc_r+0xa8>
 8006e52:	230c      	movs	r3, #12
 8006e54:	6033      	str	r3, [r6, #0]
 8006e56:	4630      	mov	r0, r6
 8006e58:	f000 f80c 	bl	8006e74 <__malloc_unlock>
 8006e5c:	e794      	b.n	8006d88 <_malloc_r+0x20>
 8006e5e:	6005      	str	r5, [r0, #0]
 8006e60:	e7d6      	b.n	8006e10 <_malloc_r+0xa8>
 8006e62:	bf00      	nop
 8006e64:	20000480 	.word	0x20000480

08006e68 <__malloc_lock>:
 8006e68:	4801      	ldr	r0, [pc, #4]	@ (8006e70 <__malloc_lock+0x8>)
 8006e6a:	f7ff b8a6 	b.w	8005fba <__retarget_lock_acquire_recursive>
 8006e6e:	bf00      	nop
 8006e70:	20000478 	.word	0x20000478

08006e74 <__malloc_unlock>:
 8006e74:	4801      	ldr	r0, [pc, #4]	@ (8006e7c <__malloc_unlock+0x8>)
 8006e76:	f7ff b8a1 	b.w	8005fbc <__retarget_lock_release_recursive>
 8006e7a:	bf00      	nop
 8006e7c:	20000478 	.word	0x20000478

08006e80 <_Balloc>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	69c6      	ldr	r6, [r0, #28]
 8006e84:	4604      	mov	r4, r0
 8006e86:	460d      	mov	r5, r1
 8006e88:	b976      	cbnz	r6, 8006ea8 <_Balloc+0x28>
 8006e8a:	2010      	movs	r0, #16
 8006e8c:	f7ff ff42 	bl	8006d14 <malloc>
 8006e90:	4602      	mov	r2, r0
 8006e92:	61e0      	str	r0, [r4, #28]
 8006e94:	b920      	cbnz	r0, 8006ea0 <_Balloc+0x20>
 8006e96:	4b18      	ldr	r3, [pc, #96]	@ (8006ef8 <_Balloc+0x78>)
 8006e98:	4818      	ldr	r0, [pc, #96]	@ (8006efc <_Balloc+0x7c>)
 8006e9a:	216b      	movs	r1, #107	@ 0x6b
 8006e9c:	f001 fd74 	bl	8008988 <__assert_func>
 8006ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ea4:	6006      	str	r6, [r0, #0]
 8006ea6:	60c6      	str	r6, [r0, #12]
 8006ea8:	69e6      	ldr	r6, [r4, #28]
 8006eaa:	68f3      	ldr	r3, [r6, #12]
 8006eac:	b183      	cbz	r3, 8006ed0 <_Balloc+0x50>
 8006eae:	69e3      	ldr	r3, [r4, #28]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006eb6:	b9b8      	cbnz	r0, 8006ee8 <_Balloc+0x68>
 8006eb8:	2101      	movs	r1, #1
 8006eba:	fa01 f605 	lsl.w	r6, r1, r5
 8006ebe:	1d72      	adds	r2, r6, #5
 8006ec0:	0092      	lsls	r2, r2, #2
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f001 fd7e 	bl	80089c4 <_calloc_r>
 8006ec8:	b160      	cbz	r0, 8006ee4 <_Balloc+0x64>
 8006eca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ece:	e00e      	b.n	8006eee <_Balloc+0x6e>
 8006ed0:	2221      	movs	r2, #33	@ 0x21
 8006ed2:	2104      	movs	r1, #4
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	f001 fd75 	bl	80089c4 <_calloc_r>
 8006eda:	69e3      	ldr	r3, [r4, #28]
 8006edc:	60f0      	str	r0, [r6, #12]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1e4      	bne.n	8006eae <_Balloc+0x2e>
 8006ee4:	2000      	movs	r0, #0
 8006ee6:	bd70      	pop	{r4, r5, r6, pc}
 8006ee8:	6802      	ldr	r2, [r0, #0]
 8006eea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006eee:	2300      	movs	r3, #0
 8006ef0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ef4:	e7f7      	b.n	8006ee6 <_Balloc+0x66>
 8006ef6:	bf00      	nop
 8006ef8:	08009812 	.word	0x08009812
 8006efc:	08009892 	.word	0x08009892

08006f00 <_Bfree>:
 8006f00:	b570      	push	{r4, r5, r6, lr}
 8006f02:	69c6      	ldr	r6, [r0, #28]
 8006f04:	4605      	mov	r5, r0
 8006f06:	460c      	mov	r4, r1
 8006f08:	b976      	cbnz	r6, 8006f28 <_Bfree+0x28>
 8006f0a:	2010      	movs	r0, #16
 8006f0c:	f7ff ff02 	bl	8006d14 <malloc>
 8006f10:	4602      	mov	r2, r0
 8006f12:	61e8      	str	r0, [r5, #28]
 8006f14:	b920      	cbnz	r0, 8006f20 <_Bfree+0x20>
 8006f16:	4b09      	ldr	r3, [pc, #36]	@ (8006f3c <_Bfree+0x3c>)
 8006f18:	4809      	ldr	r0, [pc, #36]	@ (8006f40 <_Bfree+0x40>)
 8006f1a:	218f      	movs	r1, #143	@ 0x8f
 8006f1c:	f001 fd34 	bl	8008988 <__assert_func>
 8006f20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f24:	6006      	str	r6, [r0, #0]
 8006f26:	60c6      	str	r6, [r0, #12]
 8006f28:	b13c      	cbz	r4, 8006f3a <_Bfree+0x3a>
 8006f2a:	69eb      	ldr	r3, [r5, #28]
 8006f2c:	6862      	ldr	r2, [r4, #4]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f34:	6021      	str	r1, [r4, #0]
 8006f36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f3a:	bd70      	pop	{r4, r5, r6, pc}
 8006f3c:	08009812 	.word	0x08009812
 8006f40:	08009892 	.word	0x08009892

08006f44 <__multadd>:
 8006f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f48:	690d      	ldr	r5, [r1, #16]
 8006f4a:	4607      	mov	r7, r0
 8006f4c:	460c      	mov	r4, r1
 8006f4e:	461e      	mov	r6, r3
 8006f50:	f101 0c14 	add.w	ip, r1, #20
 8006f54:	2000      	movs	r0, #0
 8006f56:	f8dc 3000 	ldr.w	r3, [ip]
 8006f5a:	b299      	uxth	r1, r3
 8006f5c:	fb02 6101 	mla	r1, r2, r1, r6
 8006f60:	0c1e      	lsrs	r6, r3, #16
 8006f62:	0c0b      	lsrs	r3, r1, #16
 8006f64:	fb02 3306 	mla	r3, r2, r6, r3
 8006f68:	b289      	uxth	r1, r1
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f70:	4285      	cmp	r5, r0
 8006f72:	f84c 1b04 	str.w	r1, [ip], #4
 8006f76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f7a:	dcec      	bgt.n	8006f56 <__multadd+0x12>
 8006f7c:	b30e      	cbz	r6, 8006fc2 <__multadd+0x7e>
 8006f7e:	68a3      	ldr	r3, [r4, #8]
 8006f80:	42ab      	cmp	r3, r5
 8006f82:	dc19      	bgt.n	8006fb8 <__multadd+0x74>
 8006f84:	6861      	ldr	r1, [r4, #4]
 8006f86:	4638      	mov	r0, r7
 8006f88:	3101      	adds	r1, #1
 8006f8a:	f7ff ff79 	bl	8006e80 <_Balloc>
 8006f8e:	4680      	mov	r8, r0
 8006f90:	b928      	cbnz	r0, 8006f9e <__multadd+0x5a>
 8006f92:	4602      	mov	r2, r0
 8006f94:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc8 <__multadd+0x84>)
 8006f96:	480d      	ldr	r0, [pc, #52]	@ (8006fcc <__multadd+0x88>)
 8006f98:	21ba      	movs	r1, #186	@ 0xba
 8006f9a:	f001 fcf5 	bl	8008988 <__assert_func>
 8006f9e:	6922      	ldr	r2, [r4, #16]
 8006fa0:	3202      	adds	r2, #2
 8006fa2:	f104 010c 	add.w	r1, r4, #12
 8006fa6:	0092      	lsls	r2, r2, #2
 8006fa8:	300c      	adds	r0, #12
 8006faa:	f001 fcd7 	bl	800895c <memcpy>
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff ffa5 	bl	8006f00 <_Bfree>
 8006fb6:	4644      	mov	r4, r8
 8006fb8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006fbc:	3501      	adds	r5, #1
 8006fbe:	615e      	str	r6, [r3, #20]
 8006fc0:	6125      	str	r5, [r4, #16]
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc8:	08009881 	.word	0x08009881
 8006fcc:	08009892 	.word	0x08009892

08006fd0 <__s2b>:
 8006fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	4615      	mov	r5, r2
 8006fd8:	461f      	mov	r7, r3
 8006fda:	2209      	movs	r2, #9
 8006fdc:	3308      	adds	r3, #8
 8006fde:	4606      	mov	r6, r0
 8006fe0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	db09      	blt.n	8007000 <__s2b+0x30>
 8006fec:	4630      	mov	r0, r6
 8006fee:	f7ff ff47 	bl	8006e80 <_Balloc>
 8006ff2:	b940      	cbnz	r0, 8007006 <__s2b+0x36>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	4b19      	ldr	r3, [pc, #100]	@ (800705c <__s2b+0x8c>)
 8006ff8:	4819      	ldr	r0, [pc, #100]	@ (8007060 <__s2b+0x90>)
 8006ffa:	21d3      	movs	r1, #211	@ 0xd3
 8006ffc:	f001 fcc4 	bl	8008988 <__assert_func>
 8007000:	0052      	lsls	r2, r2, #1
 8007002:	3101      	adds	r1, #1
 8007004:	e7f0      	b.n	8006fe8 <__s2b+0x18>
 8007006:	9b08      	ldr	r3, [sp, #32]
 8007008:	6143      	str	r3, [r0, #20]
 800700a:	2d09      	cmp	r5, #9
 800700c:	f04f 0301 	mov.w	r3, #1
 8007010:	6103      	str	r3, [r0, #16]
 8007012:	dd16      	ble.n	8007042 <__s2b+0x72>
 8007014:	f104 0909 	add.w	r9, r4, #9
 8007018:	46c8      	mov	r8, r9
 800701a:	442c      	add	r4, r5
 800701c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007020:	4601      	mov	r1, r0
 8007022:	3b30      	subs	r3, #48	@ 0x30
 8007024:	220a      	movs	r2, #10
 8007026:	4630      	mov	r0, r6
 8007028:	f7ff ff8c 	bl	8006f44 <__multadd>
 800702c:	45a0      	cmp	r8, r4
 800702e:	d1f5      	bne.n	800701c <__s2b+0x4c>
 8007030:	f1a5 0408 	sub.w	r4, r5, #8
 8007034:	444c      	add	r4, r9
 8007036:	1b2d      	subs	r5, r5, r4
 8007038:	1963      	adds	r3, r4, r5
 800703a:	42bb      	cmp	r3, r7
 800703c:	db04      	blt.n	8007048 <__s2b+0x78>
 800703e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007042:	340a      	adds	r4, #10
 8007044:	2509      	movs	r5, #9
 8007046:	e7f6      	b.n	8007036 <__s2b+0x66>
 8007048:	f814 3b01 	ldrb.w	r3, [r4], #1
 800704c:	4601      	mov	r1, r0
 800704e:	3b30      	subs	r3, #48	@ 0x30
 8007050:	220a      	movs	r2, #10
 8007052:	4630      	mov	r0, r6
 8007054:	f7ff ff76 	bl	8006f44 <__multadd>
 8007058:	e7ee      	b.n	8007038 <__s2b+0x68>
 800705a:	bf00      	nop
 800705c:	08009881 	.word	0x08009881
 8007060:	08009892 	.word	0x08009892

08007064 <__hi0bits>:
 8007064:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007068:	4603      	mov	r3, r0
 800706a:	bf36      	itet	cc
 800706c:	0403      	lslcc	r3, r0, #16
 800706e:	2000      	movcs	r0, #0
 8007070:	2010      	movcc	r0, #16
 8007072:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007076:	bf3c      	itt	cc
 8007078:	021b      	lslcc	r3, r3, #8
 800707a:	3008      	addcc	r0, #8
 800707c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007080:	bf3c      	itt	cc
 8007082:	011b      	lslcc	r3, r3, #4
 8007084:	3004      	addcc	r0, #4
 8007086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800708a:	bf3c      	itt	cc
 800708c:	009b      	lslcc	r3, r3, #2
 800708e:	3002      	addcc	r0, #2
 8007090:	2b00      	cmp	r3, #0
 8007092:	db05      	blt.n	80070a0 <__hi0bits+0x3c>
 8007094:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007098:	f100 0001 	add.w	r0, r0, #1
 800709c:	bf08      	it	eq
 800709e:	2020      	moveq	r0, #32
 80070a0:	4770      	bx	lr

080070a2 <__lo0bits>:
 80070a2:	6803      	ldr	r3, [r0, #0]
 80070a4:	4602      	mov	r2, r0
 80070a6:	f013 0007 	ands.w	r0, r3, #7
 80070aa:	d00b      	beq.n	80070c4 <__lo0bits+0x22>
 80070ac:	07d9      	lsls	r1, r3, #31
 80070ae:	d421      	bmi.n	80070f4 <__lo0bits+0x52>
 80070b0:	0798      	lsls	r0, r3, #30
 80070b2:	bf49      	itett	mi
 80070b4:	085b      	lsrmi	r3, r3, #1
 80070b6:	089b      	lsrpl	r3, r3, #2
 80070b8:	2001      	movmi	r0, #1
 80070ba:	6013      	strmi	r3, [r2, #0]
 80070bc:	bf5c      	itt	pl
 80070be:	6013      	strpl	r3, [r2, #0]
 80070c0:	2002      	movpl	r0, #2
 80070c2:	4770      	bx	lr
 80070c4:	b299      	uxth	r1, r3
 80070c6:	b909      	cbnz	r1, 80070cc <__lo0bits+0x2a>
 80070c8:	0c1b      	lsrs	r3, r3, #16
 80070ca:	2010      	movs	r0, #16
 80070cc:	b2d9      	uxtb	r1, r3
 80070ce:	b909      	cbnz	r1, 80070d4 <__lo0bits+0x32>
 80070d0:	3008      	adds	r0, #8
 80070d2:	0a1b      	lsrs	r3, r3, #8
 80070d4:	0719      	lsls	r1, r3, #28
 80070d6:	bf04      	itt	eq
 80070d8:	091b      	lsreq	r3, r3, #4
 80070da:	3004      	addeq	r0, #4
 80070dc:	0799      	lsls	r1, r3, #30
 80070de:	bf04      	itt	eq
 80070e0:	089b      	lsreq	r3, r3, #2
 80070e2:	3002      	addeq	r0, #2
 80070e4:	07d9      	lsls	r1, r3, #31
 80070e6:	d403      	bmi.n	80070f0 <__lo0bits+0x4e>
 80070e8:	085b      	lsrs	r3, r3, #1
 80070ea:	f100 0001 	add.w	r0, r0, #1
 80070ee:	d003      	beq.n	80070f8 <__lo0bits+0x56>
 80070f0:	6013      	str	r3, [r2, #0]
 80070f2:	4770      	bx	lr
 80070f4:	2000      	movs	r0, #0
 80070f6:	4770      	bx	lr
 80070f8:	2020      	movs	r0, #32
 80070fa:	4770      	bx	lr

080070fc <__i2b>:
 80070fc:	b510      	push	{r4, lr}
 80070fe:	460c      	mov	r4, r1
 8007100:	2101      	movs	r1, #1
 8007102:	f7ff febd 	bl	8006e80 <_Balloc>
 8007106:	4602      	mov	r2, r0
 8007108:	b928      	cbnz	r0, 8007116 <__i2b+0x1a>
 800710a:	4b05      	ldr	r3, [pc, #20]	@ (8007120 <__i2b+0x24>)
 800710c:	4805      	ldr	r0, [pc, #20]	@ (8007124 <__i2b+0x28>)
 800710e:	f240 1145 	movw	r1, #325	@ 0x145
 8007112:	f001 fc39 	bl	8008988 <__assert_func>
 8007116:	2301      	movs	r3, #1
 8007118:	6144      	str	r4, [r0, #20]
 800711a:	6103      	str	r3, [r0, #16]
 800711c:	bd10      	pop	{r4, pc}
 800711e:	bf00      	nop
 8007120:	08009881 	.word	0x08009881
 8007124:	08009892 	.word	0x08009892

08007128 <__multiply>:
 8007128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800712c:	4617      	mov	r7, r2
 800712e:	690a      	ldr	r2, [r1, #16]
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	429a      	cmp	r2, r3
 8007134:	bfa8      	it	ge
 8007136:	463b      	movge	r3, r7
 8007138:	4689      	mov	r9, r1
 800713a:	bfa4      	itt	ge
 800713c:	460f      	movge	r7, r1
 800713e:	4699      	movge	r9, r3
 8007140:	693d      	ldr	r5, [r7, #16]
 8007142:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	6879      	ldr	r1, [r7, #4]
 800714a:	eb05 060a 	add.w	r6, r5, sl
 800714e:	42b3      	cmp	r3, r6
 8007150:	b085      	sub	sp, #20
 8007152:	bfb8      	it	lt
 8007154:	3101      	addlt	r1, #1
 8007156:	f7ff fe93 	bl	8006e80 <_Balloc>
 800715a:	b930      	cbnz	r0, 800716a <__multiply+0x42>
 800715c:	4602      	mov	r2, r0
 800715e:	4b41      	ldr	r3, [pc, #260]	@ (8007264 <__multiply+0x13c>)
 8007160:	4841      	ldr	r0, [pc, #260]	@ (8007268 <__multiply+0x140>)
 8007162:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007166:	f001 fc0f 	bl	8008988 <__assert_func>
 800716a:	f100 0414 	add.w	r4, r0, #20
 800716e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007172:	4623      	mov	r3, r4
 8007174:	2200      	movs	r2, #0
 8007176:	4573      	cmp	r3, lr
 8007178:	d320      	bcc.n	80071bc <__multiply+0x94>
 800717a:	f107 0814 	add.w	r8, r7, #20
 800717e:	f109 0114 	add.w	r1, r9, #20
 8007182:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007186:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800718a:	9302      	str	r3, [sp, #8]
 800718c:	1beb      	subs	r3, r5, r7
 800718e:	3b15      	subs	r3, #21
 8007190:	f023 0303 	bic.w	r3, r3, #3
 8007194:	3304      	adds	r3, #4
 8007196:	3715      	adds	r7, #21
 8007198:	42bd      	cmp	r5, r7
 800719a:	bf38      	it	cc
 800719c:	2304      	movcc	r3, #4
 800719e:	9301      	str	r3, [sp, #4]
 80071a0:	9b02      	ldr	r3, [sp, #8]
 80071a2:	9103      	str	r1, [sp, #12]
 80071a4:	428b      	cmp	r3, r1
 80071a6:	d80c      	bhi.n	80071c2 <__multiply+0x9a>
 80071a8:	2e00      	cmp	r6, #0
 80071aa:	dd03      	ble.n	80071b4 <__multiply+0x8c>
 80071ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d055      	beq.n	8007260 <__multiply+0x138>
 80071b4:	6106      	str	r6, [r0, #16]
 80071b6:	b005      	add	sp, #20
 80071b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071bc:	f843 2b04 	str.w	r2, [r3], #4
 80071c0:	e7d9      	b.n	8007176 <__multiply+0x4e>
 80071c2:	f8b1 a000 	ldrh.w	sl, [r1]
 80071c6:	f1ba 0f00 	cmp.w	sl, #0
 80071ca:	d01f      	beq.n	800720c <__multiply+0xe4>
 80071cc:	46c4      	mov	ip, r8
 80071ce:	46a1      	mov	r9, r4
 80071d0:	2700      	movs	r7, #0
 80071d2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80071d6:	f8d9 3000 	ldr.w	r3, [r9]
 80071da:	fa1f fb82 	uxth.w	fp, r2
 80071de:	b29b      	uxth	r3, r3
 80071e0:	fb0a 330b 	mla	r3, sl, fp, r3
 80071e4:	443b      	add	r3, r7
 80071e6:	f8d9 7000 	ldr.w	r7, [r9]
 80071ea:	0c12      	lsrs	r2, r2, #16
 80071ec:	0c3f      	lsrs	r7, r7, #16
 80071ee:	fb0a 7202 	mla	r2, sl, r2, r7
 80071f2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071fc:	4565      	cmp	r5, ip
 80071fe:	f849 3b04 	str.w	r3, [r9], #4
 8007202:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007206:	d8e4      	bhi.n	80071d2 <__multiply+0xaa>
 8007208:	9b01      	ldr	r3, [sp, #4]
 800720a:	50e7      	str	r7, [r4, r3]
 800720c:	9b03      	ldr	r3, [sp, #12]
 800720e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007212:	3104      	adds	r1, #4
 8007214:	f1b9 0f00 	cmp.w	r9, #0
 8007218:	d020      	beq.n	800725c <__multiply+0x134>
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	4647      	mov	r7, r8
 800721e:	46a4      	mov	ip, r4
 8007220:	f04f 0a00 	mov.w	sl, #0
 8007224:	f8b7 b000 	ldrh.w	fp, [r7]
 8007228:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800722c:	fb09 220b 	mla	r2, r9, fp, r2
 8007230:	4452      	add	r2, sl
 8007232:	b29b      	uxth	r3, r3
 8007234:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007238:	f84c 3b04 	str.w	r3, [ip], #4
 800723c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007240:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007244:	f8bc 3000 	ldrh.w	r3, [ip]
 8007248:	fb09 330a 	mla	r3, r9, sl, r3
 800724c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007250:	42bd      	cmp	r5, r7
 8007252:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007256:	d8e5      	bhi.n	8007224 <__multiply+0xfc>
 8007258:	9a01      	ldr	r2, [sp, #4]
 800725a:	50a3      	str	r3, [r4, r2]
 800725c:	3404      	adds	r4, #4
 800725e:	e79f      	b.n	80071a0 <__multiply+0x78>
 8007260:	3e01      	subs	r6, #1
 8007262:	e7a1      	b.n	80071a8 <__multiply+0x80>
 8007264:	08009881 	.word	0x08009881
 8007268:	08009892 	.word	0x08009892

0800726c <__pow5mult>:
 800726c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007270:	4615      	mov	r5, r2
 8007272:	f012 0203 	ands.w	r2, r2, #3
 8007276:	4607      	mov	r7, r0
 8007278:	460e      	mov	r6, r1
 800727a:	d007      	beq.n	800728c <__pow5mult+0x20>
 800727c:	4c25      	ldr	r4, [pc, #148]	@ (8007314 <__pow5mult+0xa8>)
 800727e:	3a01      	subs	r2, #1
 8007280:	2300      	movs	r3, #0
 8007282:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007286:	f7ff fe5d 	bl	8006f44 <__multadd>
 800728a:	4606      	mov	r6, r0
 800728c:	10ad      	asrs	r5, r5, #2
 800728e:	d03d      	beq.n	800730c <__pow5mult+0xa0>
 8007290:	69fc      	ldr	r4, [r7, #28]
 8007292:	b97c      	cbnz	r4, 80072b4 <__pow5mult+0x48>
 8007294:	2010      	movs	r0, #16
 8007296:	f7ff fd3d 	bl	8006d14 <malloc>
 800729a:	4602      	mov	r2, r0
 800729c:	61f8      	str	r0, [r7, #28]
 800729e:	b928      	cbnz	r0, 80072ac <__pow5mult+0x40>
 80072a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007318 <__pow5mult+0xac>)
 80072a2:	481e      	ldr	r0, [pc, #120]	@ (800731c <__pow5mult+0xb0>)
 80072a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80072a8:	f001 fb6e 	bl	8008988 <__assert_func>
 80072ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072b0:	6004      	str	r4, [r0, #0]
 80072b2:	60c4      	str	r4, [r0, #12]
 80072b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80072b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80072bc:	b94c      	cbnz	r4, 80072d2 <__pow5mult+0x66>
 80072be:	f240 2171 	movw	r1, #625	@ 0x271
 80072c2:	4638      	mov	r0, r7
 80072c4:	f7ff ff1a 	bl	80070fc <__i2b>
 80072c8:	2300      	movs	r3, #0
 80072ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80072ce:	4604      	mov	r4, r0
 80072d0:	6003      	str	r3, [r0, #0]
 80072d2:	f04f 0900 	mov.w	r9, #0
 80072d6:	07eb      	lsls	r3, r5, #31
 80072d8:	d50a      	bpl.n	80072f0 <__pow5mult+0x84>
 80072da:	4631      	mov	r1, r6
 80072dc:	4622      	mov	r2, r4
 80072de:	4638      	mov	r0, r7
 80072e0:	f7ff ff22 	bl	8007128 <__multiply>
 80072e4:	4631      	mov	r1, r6
 80072e6:	4680      	mov	r8, r0
 80072e8:	4638      	mov	r0, r7
 80072ea:	f7ff fe09 	bl	8006f00 <_Bfree>
 80072ee:	4646      	mov	r6, r8
 80072f0:	106d      	asrs	r5, r5, #1
 80072f2:	d00b      	beq.n	800730c <__pow5mult+0xa0>
 80072f4:	6820      	ldr	r0, [r4, #0]
 80072f6:	b938      	cbnz	r0, 8007308 <__pow5mult+0x9c>
 80072f8:	4622      	mov	r2, r4
 80072fa:	4621      	mov	r1, r4
 80072fc:	4638      	mov	r0, r7
 80072fe:	f7ff ff13 	bl	8007128 <__multiply>
 8007302:	6020      	str	r0, [r4, #0]
 8007304:	f8c0 9000 	str.w	r9, [r0]
 8007308:	4604      	mov	r4, r0
 800730a:	e7e4      	b.n	80072d6 <__pow5mult+0x6a>
 800730c:	4630      	mov	r0, r6
 800730e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007312:	bf00      	nop
 8007314:	080099a4 	.word	0x080099a4
 8007318:	08009812 	.word	0x08009812
 800731c:	08009892 	.word	0x08009892

08007320 <__lshift>:
 8007320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007324:	460c      	mov	r4, r1
 8007326:	6849      	ldr	r1, [r1, #4]
 8007328:	6923      	ldr	r3, [r4, #16]
 800732a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800732e:	68a3      	ldr	r3, [r4, #8]
 8007330:	4607      	mov	r7, r0
 8007332:	4691      	mov	r9, r2
 8007334:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007338:	f108 0601 	add.w	r6, r8, #1
 800733c:	42b3      	cmp	r3, r6
 800733e:	db0b      	blt.n	8007358 <__lshift+0x38>
 8007340:	4638      	mov	r0, r7
 8007342:	f7ff fd9d 	bl	8006e80 <_Balloc>
 8007346:	4605      	mov	r5, r0
 8007348:	b948      	cbnz	r0, 800735e <__lshift+0x3e>
 800734a:	4602      	mov	r2, r0
 800734c:	4b28      	ldr	r3, [pc, #160]	@ (80073f0 <__lshift+0xd0>)
 800734e:	4829      	ldr	r0, [pc, #164]	@ (80073f4 <__lshift+0xd4>)
 8007350:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007354:	f001 fb18 	bl	8008988 <__assert_func>
 8007358:	3101      	adds	r1, #1
 800735a:	005b      	lsls	r3, r3, #1
 800735c:	e7ee      	b.n	800733c <__lshift+0x1c>
 800735e:	2300      	movs	r3, #0
 8007360:	f100 0114 	add.w	r1, r0, #20
 8007364:	f100 0210 	add.w	r2, r0, #16
 8007368:	4618      	mov	r0, r3
 800736a:	4553      	cmp	r3, sl
 800736c:	db33      	blt.n	80073d6 <__lshift+0xb6>
 800736e:	6920      	ldr	r0, [r4, #16]
 8007370:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007374:	f104 0314 	add.w	r3, r4, #20
 8007378:	f019 091f 	ands.w	r9, r9, #31
 800737c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007380:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007384:	d02b      	beq.n	80073de <__lshift+0xbe>
 8007386:	f1c9 0e20 	rsb	lr, r9, #32
 800738a:	468a      	mov	sl, r1
 800738c:	2200      	movs	r2, #0
 800738e:	6818      	ldr	r0, [r3, #0]
 8007390:	fa00 f009 	lsl.w	r0, r0, r9
 8007394:	4310      	orrs	r0, r2
 8007396:	f84a 0b04 	str.w	r0, [sl], #4
 800739a:	f853 2b04 	ldr.w	r2, [r3], #4
 800739e:	459c      	cmp	ip, r3
 80073a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80073a4:	d8f3      	bhi.n	800738e <__lshift+0x6e>
 80073a6:	ebac 0304 	sub.w	r3, ip, r4
 80073aa:	3b15      	subs	r3, #21
 80073ac:	f023 0303 	bic.w	r3, r3, #3
 80073b0:	3304      	adds	r3, #4
 80073b2:	f104 0015 	add.w	r0, r4, #21
 80073b6:	4560      	cmp	r0, ip
 80073b8:	bf88      	it	hi
 80073ba:	2304      	movhi	r3, #4
 80073bc:	50ca      	str	r2, [r1, r3]
 80073be:	b10a      	cbz	r2, 80073c4 <__lshift+0xa4>
 80073c0:	f108 0602 	add.w	r6, r8, #2
 80073c4:	3e01      	subs	r6, #1
 80073c6:	4638      	mov	r0, r7
 80073c8:	612e      	str	r6, [r5, #16]
 80073ca:	4621      	mov	r1, r4
 80073cc:	f7ff fd98 	bl	8006f00 <_Bfree>
 80073d0:	4628      	mov	r0, r5
 80073d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80073da:	3301      	adds	r3, #1
 80073dc:	e7c5      	b.n	800736a <__lshift+0x4a>
 80073de:	3904      	subs	r1, #4
 80073e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80073e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80073e8:	459c      	cmp	ip, r3
 80073ea:	d8f9      	bhi.n	80073e0 <__lshift+0xc0>
 80073ec:	e7ea      	b.n	80073c4 <__lshift+0xa4>
 80073ee:	bf00      	nop
 80073f0:	08009881 	.word	0x08009881
 80073f4:	08009892 	.word	0x08009892

080073f8 <__mcmp>:
 80073f8:	690a      	ldr	r2, [r1, #16]
 80073fa:	4603      	mov	r3, r0
 80073fc:	6900      	ldr	r0, [r0, #16]
 80073fe:	1a80      	subs	r0, r0, r2
 8007400:	b530      	push	{r4, r5, lr}
 8007402:	d10e      	bne.n	8007422 <__mcmp+0x2a>
 8007404:	3314      	adds	r3, #20
 8007406:	3114      	adds	r1, #20
 8007408:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800740c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007410:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007414:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007418:	4295      	cmp	r5, r2
 800741a:	d003      	beq.n	8007424 <__mcmp+0x2c>
 800741c:	d205      	bcs.n	800742a <__mcmp+0x32>
 800741e:	f04f 30ff 	mov.w	r0, #4294967295
 8007422:	bd30      	pop	{r4, r5, pc}
 8007424:	42a3      	cmp	r3, r4
 8007426:	d3f3      	bcc.n	8007410 <__mcmp+0x18>
 8007428:	e7fb      	b.n	8007422 <__mcmp+0x2a>
 800742a:	2001      	movs	r0, #1
 800742c:	e7f9      	b.n	8007422 <__mcmp+0x2a>
	...

08007430 <__mdiff>:
 8007430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007434:	4689      	mov	r9, r1
 8007436:	4606      	mov	r6, r0
 8007438:	4611      	mov	r1, r2
 800743a:	4648      	mov	r0, r9
 800743c:	4614      	mov	r4, r2
 800743e:	f7ff ffdb 	bl	80073f8 <__mcmp>
 8007442:	1e05      	subs	r5, r0, #0
 8007444:	d112      	bne.n	800746c <__mdiff+0x3c>
 8007446:	4629      	mov	r1, r5
 8007448:	4630      	mov	r0, r6
 800744a:	f7ff fd19 	bl	8006e80 <_Balloc>
 800744e:	4602      	mov	r2, r0
 8007450:	b928      	cbnz	r0, 800745e <__mdiff+0x2e>
 8007452:	4b3f      	ldr	r3, [pc, #252]	@ (8007550 <__mdiff+0x120>)
 8007454:	f240 2137 	movw	r1, #567	@ 0x237
 8007458:	483e      	ldr	r0, [pc, #248]	@ (8007554 <__mdiff+0x124>)
 800745a:	f001 fa95 	bl	8008988 <__assert_func>
 800745e:	2301      	movs	r3, #1
 8007460:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007464:	4610      	mov	r0, r2
 8007466:	b003      	add	sp, #12
 8007468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800746c:	bfbc      	itt	lt
 800746e:	464b      	movlt	r3, r9
 8007470:	46a1      	movlt	r9, r4
 8007472:	4630      	mov	r0, r6
 8007474:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007478:	bfba      	itte	lt
 800747a:	461c      	movlt	r4, r3
 800747c:	2501      	movlt	r5, #1
 800747e:	2500      	movge	r5, #0
 8007480:	f7ff fcfe 	bl	8006e80 <_Balloc>
 8007484:	4602      	mov	r2, r0
 8007486:	b918      	cbnz	r0, 8007490 <__mdiff+0x60>
 8007488:	4b31      	ldr	r3, [pc, #196]	@ (8007550 <__mdiff+0x120>)
 800748a:	f240 2145 	movw	r1, #581	@ 0x245
 800748e:	e7e3      	b.n	8007458 <__mdiff+0x28>
 8007490:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007494:	6926      	ldr	r6, [r4, #16]
 8007496:	60c5      	str	r5, [r0, #12]
 8007498:	f109 0310 	add.w	r3, r9, #16
 800749c:	f109 0514 	add.w	r5, r9, #20
 80074a0:	f104 0e14 	add.w	lr, r4, #20
 80074a4:	f100 0b14 	add.w	fp, r0, #20
 80074a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80074ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80074b0:	9301      	str	r3, [sp, #4]
 80074b2:	46d9      	mov	r9, fp
 80074b4:	f04f 0c00 	mov.w	ip, #0
 80074b8:	9b01      	ldr	r3, [sp, #4]
 80074ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 80074be:	f853 af04 	ldr.w	sl, [r3, #4]!
 80074c2:	9301      	str	r3, [sp, #4]
 80074c4:	fa1f f38a 	uxth.w	r3, sl
 80074c8:	4619      	mov	r1, r3
 80074ca:	b283      	uxth	r3, r0
 80074cc:	1acb      	subs	r3, r1, r3
 80074ce:	0c00      	lsrs	r0, r0, #16
 80074d0:	4463      	add	r3, ip
 80074d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80074d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80074da:	b29b      	uxth	r3, r3
 80074dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80074e0:	4576      	cmp	r6, lr
 80074e2:	f849 3b04 	str.w	r3, [r9], #4
 80074e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074ea:	d8e5      	bhi.n	80074b8 <__mdiff+0x88>
 80074ec:	1b33      	subs	r3, r6, r4
 80074ee:	3b15      	subs	r3, #21
 80074f0:	f023 0303 	bic.w	r3, r3, #3
 80074f4:	3415      	adds	r4, #21
 80074f6:	3304      	adds	r3, #4
 80074f8:	42a6      	cmp	r6, r4
 80074fa:	bf38      	it	cc
 80074fc:	2304      	movcc	r3, #4
 80074fe:	441d      	add	r5, r3
 8007500:	445b      	add	r3, fp
 8007502:	461e      	mov	r6, r3
 8007504:	462c      	mov	r4, r5
 8007506:	4544      	cmp	r4, r8
 8007508:	d30e      	bcc.n	8007528 <__mdiff+0xf8>
 800750a:	f108 0103 	add.w	r1, r8, #3
 800750e:	1b49      	subs	r1, r1, r5
 8007510:	f021 0103 	bic.w	r1, r1, #3
 8007514:	3d03      	subs	r5, #3
 8007516:	45a8      	cmp	r8, r5
 8007518:	bf38      	it	cc
 800751a:	2100      	movcc	r1, #0
 800751c:	440b      	add	r3, r1
 800751e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007522:	b191      	cbz	r1, 800754a <__mdiff+0x11a>
 8007524:	6117      	str	r7, [r2, #16]
 8007526:	e79d      	b.n	8007464 <__mdiff+0x34>
 8007528:	f854 1b04 	ldr.w	r1, [r4], #4
 800752c:	46e6      	mov	lr, ip
 800752e:	0c08      	lsrs	r0, r1, #16
 8007530:	fa1c fc81 	uxtah	ip, ip, r1
 8007534:	4471      	add	r1, lr
 8007536:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800753a:	b289      	uxth	r1, r1
 800753c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007540:	f846 1b04 	str.w	r1, [r6], #4
 8007544:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007548:	e7dd      	b.n	8007506 <__mdiff+0xd6>
 800754a:	3f01      	subs	r7, #1
 800754c:	e7e7      	b.n	800751e <__mdiff+0xee>
 800754e:	bf00      	nop
 8007550:	08009881 	.word	0x08009881
 8007554:	08009892 	.word	0x08009892

08007558 <__ulp>:
 8007558:	b082      	sub	sp, #8
 800755a:	ed8d 0b00 	vstr	d0, [sp]
 800755e:	9a01      	ldr	r2, [sp, #4]
 8007560:	4b0f      	ldr	r3, [pc, #60]	@ (80075a0 <__ulp+0x48>)
 8007562:	4013      	ands	r3, r2
 8007564:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007568:	2b00      	cmp	r3, #0
 800756a:	dc08      	bgt.n	800757e <__ulp+0x26>
 800756c:	425b      	negs	r3, r3
 800756e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007572:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007576:	da04      	bge.n	8007582 <__ulp+0x2a>
 8007578:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800757c:	4113      	asrs	r3, r2
 800757e:	2200      	movs	r2, #0
 8007580:	e008      	b.n	8007594 <__ulp+0x3c>
 8007582:	f1a2 0314 	sub.w	r3, r2, #20
 8007586:	2b1e      	cmp	r3, #30
 8007588:	bfda      	itte	le
 800758a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800758e:	40da      	lsrle	r2, r3
 8007590:	2201      	movgt	r2, #1
 8007592:	2300      	movs	r3, #0
 8007594:	4619      	mov	r1, r3
 8007596:	4610      	mov	r0, r2
 8007598:	ec41 0b10 	vmov	d0, r0, r1
 800759c:	b002      	add	sp, #8
 800759e:	4770      	bx	lr
 80075a0:	7ff00000 	.word	0x7ff00000

080075a4 <__b2d>:
 80075a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075a8:	6906      	ldr	r6, [r0, #16]
 80075aa:	f100 0814 	add.w	r8, r0, #20
 80075ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80075b2:	1f37      	subs	r7, r6, #4
 80075b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80075b8:	4610      	mov	r0, r2
 80075ba:	f7ff fd53 	bl	8007064 <__hi0bits>
 80075be:	f1c0 0320 	rsb	r3, r0, #32
 80075c2:	280a      	cmp	r0, #10
 80075c4:	600b      	str	r3, [r1, #0]
 80075c6:	491b      	ldr	r1, [pc, #108]	@ (8007634 <__b2d+0x90>)
 80075c8:	dc15      	bgt.n	80075f6 <__b2d+0x52>
 80075ca:	f1c0 0c0b 	rsb	ip, r0, #11
 80075ce:	fa22 f30c 	lsr.w	r3, r2, ip
 80075d2:	45b8      	cmp	r8, r7
 80075d4:	ea43 0501 	orr.w	r5, r3, r1
 80075d8:	bf34      	ite	cc
 80075da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80075de:	2300      	movcs	r3, #0
 80075e0:	3015      	adds	r0, #21
 80075e2:	fa02 f000 	lsl.w	r0, r2, r0
 80075e6:	fa23 f30c 	lsr.w	r3, r3, ip
 80075ea:	4303      	orrs	r3, r0
 80075ec:	461c      	mov	r4, r3
 80075ee:	ec45 4b10 	vmov	d0, r4, r5
 80075f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075f6:	45b8      	cmp	r8, r7
 80075f8:	bf3a      	itte	cc
 80075fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80075fe:	f1a6 0708 	subcc.w	r7, r6, #8
 8007602:	2300      	movcs	r3, #0
 8007604:	380b      	subs	r0, #11
 8007606:	d012      	beq.n	800762e <__b2d+0x8a>
 8007608:	f1c0 0120 	rsb	r1, r0, #32
 800760c:	fa23 f401 	lsr.w	r4, r3, r1
 8007610:	4082      	lsls	r2, r0
 8007612:	4322      	orrs	r2, r4
 8007614:	4547      	cmp	r7, r8
 8007616:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800761a:	bf8c      	ite	hi
 800761c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007620:	2200      	movls	r2, #0
 8007622:	4083      	lsls	r3, r0
 8007624:	40ca      	lsrs	r2, r1
 8007626:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800762a:	4313      	orrs	r3, r2
 800762c:	e7de      	b.n	80075ec <__b2d+0x48>
 800762e:	ea42 0501 	orr.w	r5, r2, r1
 8007632:	e7db      	b.n	80075ec <__b2d+0x48>
 8007634:	3ff00000 	.word	0x3ff00000

08007638 <__d2b>:
 8007638:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800763c:	460f      	mov	r7, r1
 800763e:	2101      	movs	r1, #1
 8007640:	ec59 8b10 	vmov	r8, r9, d0
 8007644:	4616      	mov	r6, r2
 8007646:	f7ff fc1b 	bl	8006e80 <_Balloc>
 800764a:	4604      	mov	r4, r0
 800764c:	b930      	cbnz	r0, 800765c <__d2b+0x24>
 800764e:	4602      	mov	r2, r0
 8007650:	4b23      	ldr	r3, [pc, #140]	@ (80076e0 <__d2b+0xa8>)
 8007652:	4824      	ldr	r0, [pc, #144]	@ (80076e4 <__d2b+0xac>)
 8007654:	f240 310f 	movw	r1, #783	@ 0x30f
 8007658:	f001 f996 	bl	8008988 <__assert_func>
 800765c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007664:	b10d      	cbz	r5, 800766a <__d2b+0x32>
 8007666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800766a:	9301      	str	r3, [sp, #4]
 800766c:	f1b8 0300 	subs.w	r3, r8, #0
 8007670:	d023      	beq.n	80076ba <__d2b+0x82>
 8007672:	4668      	mov	r0, sp
 8007674:	9300      	str	r3, [sp, #0]
 8007676:	f7ff fd14 	bl	80070a2 <__lo0bits>
 800767a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800767e:	b1d0      	cbz	r0, 80076b6 <__d2b+0x7e>
 8007680:	f1c0 0320 	rsb	r3, r0, #32
 8007684:	fa02 f303 	lsl.w	r3, r2, r3
 8007688:	430b      	orrs	r3, r1
 800768a:	40c2      	lsrs	r2, r0
 800768c:	6163      	str	r3, [r4, #20]
 800768e:	9201      	str	r2, [sp, #4]
 8007690:	9b01      	ldr	r3, [sp, #4]
 8007692:	61a3      	str	r3, [r4, #24]
 8007694:	2b00      	cmp	r3, #0
 8007696:	bf0c      	ite	eq
 8007698:	2201      	moveq	r2, #1
 800769a:	2202      	movne	r2, #2
 800769c:	6122      	str	r2, [r4, #16]
 800769e:	b1a5      	cbz	r5, 80076ca <__d2b+0x92>
 80076a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80076a4:	4405      	add	r5, r0
 80076a6:	603d      	str	r5, [r7, #0]
 80076a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80076ac:	6030      	str	r0, [r6, #0]
 80076ae:	4620      	mov	r0, r4
 80076b0:	b003      	add	sp, #12
 80076b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076b6:	6161      	str	r1, [r4, #20]
 80076b8:	e7ea      	b.n	8007690 <__d2b+0x58>
 80076ba:	a801      	add	r0, sp, #4
 80076bc:	f7ff fcf1 	bl	80070a2 <__lo0bits>
 80076c0:	9b01      	ldr	r3, [sp, #4]
 80076c2:	6163      	str	r3, [r4, #20]
 80076c4:	3020      	adds	r0, #32
 80076c6:	2201      	movs	r2, #1
 80076c8:	e7e8      	b.n	800769c <__d2b+0x64>
 80076ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80076d2:	6038      	str	r0, [r7, #0]
 80076d4:	6918      	ldr	r0, [r3, #16]
 80076d6:	f7ff fcc5 	bl	8007064 <__hi0bits>
 80076da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80076de:	e7e5      	b.n	80076ac <__d2b+0x74>
 80076e0:	08009881 	.word	0x08009881
 80076e4:	08009892 	.word	0x08009892

080076e8 <__ratio>:
 80076e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ec:	b085      	sub	sp, #20
 80076ee:	e9cd 1000 	strd	r1, r0, [sp]
 80076f2:	a902      	add	r1, sp, #8
 80076f4:	f7ff ff56 	bl	80075a4 <__b2d>
 80076f8:	9800      	ldr	r0, [sp, #0]
 80076fa:	a903      	add	r1, sp, #12
 80076fc:	ec55 4b10 	vmov	r4, r5, d0
 8007700:	f7ff ff50 	bl	80075a4 <__b2d>
 8007704:	9b01      	ldr	r3, [sp, #4]
 8007706:	6919      	ldr	r1, [r3, #16]
 8007708:	9b00      	ldr	r3, [sp, #0]
 800770a:	691b      	ldr	r3, [r3, #16]
 800770c:	1ac9      	subs	r1, r1, r3
 800770e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007712:	1a9b      	subs	r3, r3, r2
 8007714:	ec5b ab10 	vmov	sl, fp, d0
 8007718:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800771c:	2b00      	cmp	r3, #0
 800771e:	bfce      	itee	gt
 8007720:	462a      	movgt	r2, r5
 8007722:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007726:	465a      	movle	r2, fp
 8007728:	462f      	mov	r7, r5
 800772a:	46d9      	mov	r9, fp
 800772c:	bfcc      	ite	gt
 800772e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007732:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007736:	464b      	mov	r3, r9
 8007738:	4652      	mov	r2, sl
 800773a:	4620      	mov	r0, r4
 800773c:	4639      	mov	r1, r7
 800773e:	f7f9 f895 	bl	800086c <__aeabi_ddiv>
 8007742:	ec41 0b10 	vmov	d0, r0, r1
 8007746:	b005      	add	sp, #20
 8007748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800774c <__copybits>:
 800774c:	3901      	subs	r1, #1
 800774e:	b570      	push	{r4, r5, r6, lr}
 8007750:	1149      	asrs	r1, r1, #5
 8007752:	6914      	ldr	r4, [r2, #16]
 8007754:	3101      	adds	r1, #1
 8007756:	f102 0314 	add.w	r3, r2, #20
 800775a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800775e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007762:	1f05      	subs	r5, r0, #4
 8007764:	42a3      	cmp	r3, r4
 8007766:	d30c      	bcc.n	8007782 <__copybits+0x36>
 8007768:	1aa3      	subs	r3, r4, r2
 800776a:	3b11      	subs	r3, #17
 800776c:	f023 0303 	bic.w	r3, r3, #3
 8007770:	3211      	adds	r2, #17
 8007772:	42a2      	cmp	r2, r4
 8007774:	bf88      	it	hi
 8007776:	2300      	movhi	r3, #0
 8007778:	4418      	add	r0, r3
 800777a:	2300      	movs	r3, #0
 800777c:	4288      	cmp	r0, r1
 800777e:	d305      	bcc.n	800778c <__copybits+0x40>
 8007780:	bd70      	pop	{r4, r5, r6, pc}
 8007782:	f853 6b04 	ldr.w	r6, [r3], #4
 8007786:	f845 6f04 	str.w	r6, [r5, #4]!
 800778a:	e7eb      	b.n	8007764 <__copybits+0x18>
 800778c:	f840 3b04 	str.w	r3, [r0], #4
 8007790:	e7f4      	b.n	800777c <__copybits+0x30>

08007792 <__any_on>:
 8007792:	f100 0214 	add.w	r2, r0, #20
 8007796:	6900      	ldr	r0, [r0, #16]
 8007798:	114b      	asrs	r3, r1, #5
 800779a:	4298      	cmp	r0, r3
 800779c:	b510      	push	{r4, lr}
 800779e:	db11      	blt.n	80077c4 <__any_on+0x32>
 80077a0:	dd0a      	ble.n	80077b8 <__any_on+0x26>
 80077a2:	f011 011f 	ands.w	r1, r1, #31
 80077a6:	d007      	beq.n	80077b8 <__any_on+0x26>
 80077a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80077ac:	fa24 f001 	lsr.w	r0, r4, r1
 80077b0:	fa00 f101 	lsl.w	r1, r0, r1
 80077b4:	428c      	cmp	r4, r1
 80077b6:	d10b      	bne.n	80077d0 <__any_on+0x3e>
 80077b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80077bc:	4293      	cmp	r3, r2
 80077be:	d803      	bhi.n	80077c8 <__any_on+0x36>
 80077c0:	2000      	movs	r0, #0
 80077c2:	bd10      	pop	{r4, pc}
 80077c4:	4603      	mov	r3, r0
 80077c6:	e7f7      	b.n	80077b8 <__any_on+0x26>
 80077c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80077cc:	2900      	cmp	r1, #0
 80077ce:	d0f5      	beq.n	80077bc <__any_on+0x2a>
 80077d0:	2001      	movs	r0, #1
 80077d2:	e7f6      	b.n	80077c2 <__any_on+0x30>

080077d4 <sulp>:
 80077d4:	b570      	push	{r4, r5, r6, lr}
 80077d6:	4604      	mov	r4, r0
 80077d8:	460d      	mov	r5, r1
 80077da:	ec45 4b10 	vmov	d0, r4, r5
 80077de:	4616      	mov	r6, r2
 80077e0:	f7ff feba 	bl	8007558 <__ulp>
 80077e4:	ec51 0b10 	vmov	r0, r1, d0
 80077e8:	b17e      	cbz	r6, 800780a <sulp+0x36>
 80077ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80077ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	dd09      	ble.n	800780a <sulp+0x36>
 80077f6:	051b      	lsls	r3, r3, #20
 80077f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80077fc:	2400      	movs	r4, #0
 80077fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007802:	4622      	mov	r2, r4
 8007804:	462b      	mov	r3, r5
 8007806:	f7f8 ff07 	bl	8000618 <__aeabi_dmul>
 800780a:	ec41 0b10 	vmov	d0, r0, r1
 800780e:	bd70      	pop	{r4, r5, r6, pc}

08007810 <_strtod_l>:
 8007810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007814:	b09f      	sub	sp, #124	@ 0x7c
 8007816:	460c      	mov	r4, r1
 8007818:	9217      	str	r2, [sp, #92]	@ 0x5c
 800781a:	2200      	movs	r2, #0
 800781c:	921a      	str	r2, [sp, #104]	@ 0x68
 800781e:	9005      	str	r0, [sp, #20]
 8007820:	f04f 0a00 	mov.w	sl, #0
 8007824:	f04f 0b00 	mov.w	fp, #0
 8007828:	460a      	mov	r2, r1
 800782a:	9219      	str	r2, [sp, #100]	@ 0x64
 800782c:	7811      	ldrb	r1, [r2, #0]
 800782e:	292b      	cmp	r1, #43	@ 0x2b
 8007830:	d04a      	beq.n	80078c8 <_strtod_l+0xb8>
 8007832:	d838      	bhi.n	80078a6 <_strtod_l+0x96>
 8007834:	290d      	cmp	r1, #13
 8007836:	d832      	bhi.n	800789e <_strtod_l+0x8e>
 8007838:	2908      	cmp	r1, #8
 800783a:	d832      	bhi.n	80078a2 <_strtod_l+0x92>
 800783c:	2900      	cmp	r1, #0
 800783e:	d03b      	beq.n	80078b8 <_strtod_l+0xa8>
 8007840:	2200      	movs	r2, #0
 8007842:	920e      	str	r2, [sp, #56]	@ 0x38
 8007844:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007846:	782a      	ldrb	r2, [r5, #0]
 8007848:	2a30      	cmp	r2, #48	@ 0x30
 800784a:	f040 80b2 	bne.w	80079b2 <_strtod_l+0x1a2>
 800784e:	786a      	ldrb	r2, [r5, #1]
 8007850:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007854:	2a58      	cmp	r2, #88	@ 0x58
 8007856:	d16e      	bne.n	8007936 <_strtod_l+0x126>
 8007858:	9302      	str	r3, [sp, #8]
 800785a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800785c:	9301      	str	r3, [sp, #4]
 800785e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	4a8f      	ldr	r2, [pc, #572]	@ (8007aa0 <_strtod_l+0x290>)
 8007864:	9805      	ldr	r0, [sp, #20]
 8007866:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007868:	a919      	add	r1, sp, #100	@ 0x64
 800786a:	f001 f927 	bl	8008abc <__gethex>
 800786e:	f010 060f 	ands.w	r6, r0, #15
 8007872:	4604      	mov	r4, r0
 8007874:	d005      	beq.n	8007882 <_strtod_l+0x72>
 8007876:	2e06      	cmp	r6, #6
 8007878:	d128      	bne.n	80078cc <_strtod_l+0xbc>
 800787a:	3501      	adds	r5, #1
 800787c:	2300      	movs	r3, #0
 800787e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007880:	930e      	str	r3, [sp, #56]	@ 0x38
 8007882:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007884:	2b00      	cmp	r3, #0
 8007886:	f040 858e 	bne.w	80083a6 <_strtod_l+0xb96>
 800788a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800788c:	b1cb      	cbz	r3, 80078c2 <_strtod_l+0xb2>
 800788e:	4652      	mov	r2, sl
 8007890:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007894:	ec43 2b10 	vmov	d0, r2, r3
 8007898:	b01f      	add	sp, #124	@ 0x7c
 800789a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800789e:	2920      	cmp	r1, #32
 80078a0:	d1ce      	bne.n	8007840 <_strtod_l+0x30>
 80078a2:	3201      	adds	r2, #1
 80078a4:	e7c1      	b.n	800782a <_strtod_l+0x1a>
 80078a6:	292d      	cmp	r1, #45	@ 0x2d
 80078a8:	d1ca      	bne.n	8007840 <_strtod_l+0x30>
 80078aa:	2101      	movs	r1, #1
 80078ac:	910e      	str	r1, [sp, #56]	@ 0x38
 80078ae:	1c51      	adds	r1, r2, #1
 80078b0:	9119      	str	r1, [sp, #100]	@ 0x64
 80078b2:	7852      	ldrb	r2, [r2, #1]
 80078b4:	2a00      	cmp	r2, #0
 80078b6:	d1c5      	bne.n	8007844 <_strtod_l+0x34>
 80078b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80078ba:	9419      	str	r4, [sp, #100]	@ 0x64
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f040 8570 	bne.w	80083a2 <_strtod_l+0xb92>
 80078c2:	4652      	mov	r2, sl
 80078c4:	465b      	mov	r3, fp
 80078c6:	e7e5      	b.n	8007894 <_strtod_l+0x84>
 80078c8:	2100      	movs	r1, #0
 80078ca:	e7ef      	b.n	80078ac <_strtod_l+0x9c>
 80078cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80078ce:	b13a      	cbz	r2, 80078e0 <_strtod_l+0xd0>
 80078d0:	2135      	movs	r1, #53	@ 0x35
 80078d2:	a81c      	add	r0, sp, #112	@ 0x70
 80078d4:	f7ff ff3a 	bl	800774c <__copybits>
 80078d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80078da:	9805      	ldr	r0, [sp, #20]
 80078dc:	f7ff fb10 	bl	8006f00 <_Bfree>
 80078e0:	3e01      	subs	r6, #1
 80078e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80078e4:	2e04      	cmp	r6, #4
 80078e6:	d806      	bhi.n	80078f6 <_strtod_l+0xe6>
 80078e8:	e8df f006 	tbb	[pc, r6]
 80078ec:	201d0314 	.word	0x201d0314
 80078f0:	14          	.byte	0x14
 80078f1:	00          	.byte	0x00
 80078f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80078f6:	05e1      	lsls	r1, r4, #23
 80078f8:	bf48      	it	mi
 80078fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80078fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007902:	0d1b      	lsrs	r3, r3, #20
 8007904:	051b      	lsls	r3, r3, #20
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1bb      	bne.n	8007882 <_strtod_l+0x72>
 800790a:	f7fe fb2b 	bl	8005f64 <__errno>
 800790e:	2322      	movs	r3, #34	@ 0x22
 8007910:	6003      	str	r3, [r0, #0]
 8007912:	e7b6      	b.n	8007882 <_strtod_l+0x72>
 8007914:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007918:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800791c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007920:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007924:	e7e7      	b.n	80078f6 <_strtod_l+0xe6>
 8007926:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007aa8 <_strtod_l+0x298>
 800792a:	e7e4      	b.n	80078f6 <_strtod_l+0xe6>
 800792c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007930:	f04f 3aff 	mov.w	sl, #4294967295
 8007934:	e7df      	b.n	80078f6 <_strtod_l+0xe6>
 8007936:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007938:	1c5a      	adds	r2, r3, #1
 800793a:	9219      	str	r2, [sp, #100]	@ 0x64
 800793c:	785b      	ldrb	r3, [r3, #1]
 800793e:	2b30      	cmp	r3, #48	@ 0x30
 8007940:	d0f9      	beq.n	8007936 <_strtod_l+0x126>
 8007942:	2b00      	cmp	r3, #0
 8007944:	d09d      	beq.n	8007882 <_strtod_l+0x72>
 8007946:	2301      	movs	r3, #1
 8007948:	2700      	movs	r7, #0
 800794a:	9308      	str	r3, [sp, #32]
 800794c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800794e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007950:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007952:	46b9      	mov	r9, r7
 8007954:	220a      	movs	r2, #10
 8007956:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007958:	7805      	ldrb	r5, [r0, #0]
 800795a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800795e:	b2d9      	uxtb	r1, r3
 8007960:	2909      	cmp	r1, #9
 8007962:	d928      	bls.n	80079b6 <_strtod_l+0x1a6>
 8007964:	494f      	ldr	r1, [pc, #316]	@ (8007aa4 <_strtod_l+0x294>)
 8007966:	2201      	movs	r2, #1
 8007968:	f000 ffd6 	bl	8008918 <strncmp>
 800796c:	2800      	cmp	r0, #0
 800796e:	d032      	beq.n	80079d6 <_strtod_l+0x1c6>
 8007970:	2000      	movs	r0, #0
 8007972:	462a      	mov	r2, r5
 8007974:	900a      	str	r0, [sp, #40]	@ 0x28
 8007976:	464d      	mov	r5, r9
 8007978:	4603      	mov	r3, r0
 800797a:	2a65      	cmp	r2, #101	@ 0x65
 800797c:	d001      	beq.n	8007982 <_strtod_l+0x172>
 800797e:	2a45      	cmp	r2, #69	@ 0x45
 8007980:	d114      	bne.n	80079ac <_strtod_l+0x19c>
 8007982:	b91d      	cbnz	r5, 800798c <_strtod_l+0x17c>
 8007984:	9a08      	ldr	r2, [sp, #32]
 8007986:	4302      	orrs	r2, r0
 8007988:	d096      	beq.n	80078b8 <_strtod_l+0xa8>
 800798a:	2500      	movs	r5, #0
 800798c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800798e:	1c62      	adds	r2, r4, #1
 8007990:	9219      	str	r2, [sp, #100]	@ 0x64
 8007992:	7862      	ldrb	r2, [r4, #1]
 8007994:	2a2b      	cmp	r2, #43	@ 0x2b
 8007996:	d07a      	beq.n	8007a8e <_strtod_l+0x27e>
 8007998:	2a2d      	cmp	r2, #45	@ 0x2d
 800799a:	d07e      	beq.n	8007a9a <_strtod_l+0x28a>
 800799c:	f04f 0c00 	mov.w	ip, #0
 80079a0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80079a4:	2909      	cmp	r1, #9
 80079a6:	f240 8085 	bls.w	8007ab4 <_strtod_l+0x2a4>
 80079aa:	9419      	str	r4, [sp, #100]	@ 0x64
 80079ac:	f04f 0800 	mov.w	r8, #0
 80079b0:	e0a5      	b.n	8007afe <_strtod_l+0x2ee>
 80079b2:	2300      	movs	r3, #0
 80079b4:	e7c8      	b.n	8007948 <_strtod_l+0x138>
 80079b6:	f1b9 0f08 	cmp.w	r9, #8
 80079ba:	bfd8      	it	le
 80079bc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80079be:	f100 0001 	add.w	r0, r0, #1
 80079c2:	bfda      	itte	le
 80079c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80079c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80079ca:	fb02 3707 	mlagt	r7, r2, r7, r3
 80079ce:	f109 0901 	add.w	r9, r9, #1
 80079d2:	9019      	str	r0, [sp, #100]	@ 0x64
 80079d4:	e7bf      	b.n	8007956 <_strtod_l+0x146>
 80079d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079d8:	1c5a      	adds	r2, r3, #1
 80079da:	9219      	str	r2, [sp, #100]	@ 0x64
 80079dc:	785a      	ldrb	r2, [r3, #1]
 80079de:	f1b9 0f00 	cmp.w	r9, #0
 80079e2:	d03b      	beq.n	8007a5c <_strtod_l+0x24c>
 80079e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80079e6:	464d      	mov	r5, r9
 80079e8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80079ec:	2b09      	cmp	r3, #9
 80079ee:	d912      	bls.n	8007a16 <_strtod_l+0x206>
 80079f0:	2301      	movs	r3, #1
 80079f2:	e7c2      	b.n	800797a <_strtod_l+0x16a>
 80079f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80079fa:	785a      	ldrb	r2, [r3, #1]
 80079fc:	3001      	adds	r0, #1
 80079fe:	2a30      	cmp	r2, #48	@ 0x30
 8007a00:	d0f8      	beq.n	80079f4 <_strtod_l+0x1e4>
 8007a02:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007a06:	2b08      	cmp	r3, #8
 8007a08:	f200 84d2 	bhi.w	80083b0 <_strtod_l+0xba0>
 8007a0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a0e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a10:	2000      	movs	r0, #0
 8007a12:	930c      	str	r3, [sp, #48]	@ 0x30
 8007a14:	4605      	mov	r5, r0
 8007a16:	3a30      	subs	r2, #48	@ 0x30
 8007a18:	f100 0301 	add.w	r3, r0, #1
 8007a1c:	d018      	beq.n	8007a50 <_strtod_l+0x240>
 8007a1e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a20:	4419      	add	r1, r3
 8007a22:	910a      	str	r1, [sp, #40]	@ 0x28
 8007a24:	462e      	mov	r6, r5
 8007a26:	f04f 0e0a 	mov.w	lr, #10
 8007a2a:	1c71      	adds	r1, r6, #1
 8007a2c:	eba1 0c05 	sub.w	ip, r1, r5
 8007a30:	4563      	cmp	r3, ip
 8007a32:	dc15      	bgt.n	8007a60 <_strtod_l+0x250>
 8007a34:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007a38:	182b      	adds	r3, r5, r0
 8007a3a:	2b08      	cmp	r3, #8
 8007a3c:	f105 0501 	add.w	r5, r5, #1
 8007a40:	4405      	add	r5, r0
 8007a42:	dc1a      	bgt.n	8007a7a <_strtod_l+0x26a>
 8007a44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a46:	230a      	movs	r3, #10
 8007a48:	fb03 2301 	mla	r3, r3, r1, r2
 8007a4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a4e:	2300      	movs	r3, #0
 8007a50:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007a52:	1c51      	adds	r1, r2, #1
 8007a54:	9119      	str	r1, [sp, #100]	@ 0x64
 8007a56:	7852      	ldrb	r2, [r2, #1]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	e7c5      	b.n	80079e8 <_strtod_l+0x1d8>
 8007a5c:	4648      	mov	r0, r9
 8007a5e:	e7ce      	b.n	80079fe <_strtod_l+0x1ee>
 8007a60:	2e08      	cmp	r6, #8
 8007a62:	dc05      	bgt.n	8007a70 <_strtod_l+0x260>
 8007a64:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007a66:	fb0e f606 	mul.w	r6, lr, r6
 8007a6a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007a6c:	460e      	mov	r6, r1
 8007a6e:	e7dc      	b.n	8007a2a <_strtod_l+0x21a>
 8007a70:	2910      	cmp	r1, #16
 8007a72:	bfd8      	it	le
 8007a74:	fb0e f707 	mulle.w	r7, lr, r7
 8007a78:	e7f8      	b.n	8007a6c <_strtod_l+0x25c>
 8007a7a:	2b0f      	cmp	r3, #15
 8007a7c:	bfdc      	itt	le
 8007a7e:	230a      	movle	r3, #10
 8007a80:	fb03 2707 	mlale	r7, r3, r7, r2
 8007a84:	e7e3      	b.n	8007a4e <_strtod_l+0x23e>
 8007a86:	2300      	movs	r3, #0
 8007a88:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e77a      	b.n	8007984 <_strtod_l+0x174>
 8007a8e:	f04f 0c00 	mov.w	ip, #0
 8007a92:	1ca2      	adds	r2, r4, #2
 8007a94:	9219      	str	r2, [sp, #100]	@ 0x64
 8007a96:	78a2      	ldrb	r2, [r4, #2]
 8007a98:	e782      	b.n	80079a0 <_strtod_l+0x190>
 8007a9a:	f04f 0c01 	mov.w	ip, #1
 8007a9e:	e7f8      	b.n	8007a92 <_strtod_l+0x282>
 8007aa0:	08009ab4 	.word	0x08009ab4
 8007aa4:	080098eb 	.word	0x080098eb
 8007aa8:	7ff00000 	.word	0x7ff00000
 8007aac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007aae:	1c51      	adds	r1, r2, #1
 8007ab0:	9119      	str	r1, [sp, #100]	@ 0x64
 8007ab2:	7852      	ldrb	r2, [r2, #1]
 8007ab4:	2a30      	cmp	r2, #48	@ 0x30
 8007ab6:	d0f9      	beq.n	8007aac <_strtod_l+0x29c>
 8007ab8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007abc:	2908      	cmp	r1, #8
 8007abe:	f63f af75 	bhi.w	80079ac <_strtod_l+0x19c>
 8007ac2:	3a30      	subs	r2, #48	@ 0x30
 8007ac4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ac6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ac8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007aca:	f04f 080a 	mov.w	r8, #10
 8007ace:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ad0:	1c56      	adds	r6, r2, #1
 8007ad2:	9619      	str	r6, [sp, #100]	@ 0x64
 8007ad4:	7852      	ldrb	r2, [r2, #1]
 8007ad6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007ada:	f1be 0f09 	cmp.w	lr, #9
 8007ade:	d939      	bls.n	8007b54 <_strtod_l+0x344>
 8007ae0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007ae2:	1a76      	subs	r6, r6, r1
 8007ae4:	2e08      	cmp	r6, #8
 8007ae6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007aea:	dc03      	bgt.n	8007af4 <_strtod_l+0x2e4>
 8007aec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007aee:	4588      	cmp	r8, r1
 8007af0:	bfa8      	it	ge
 8007af2:	4688      	movge	r8, r1
 8007af4:	f1bc 0f00 	cmp.w	ip, #0
 8007af8:	d001      	beq.n	8007afe <_strtod_l+0x2ee>
 8007afa:	f1c8 0800 	rsb	r8, r8, #0
 8007afe:	2d00      	cmp	r5, #0
 8007b00:	d14e      	bne.n	8007ba0 <_strtod_l+0x390>
 8007b02:	9908      	ldr	r1, [sp, #32]
 8007b04:	4308      	orrs	r0, r1
 8007b06:	f47f aebc 	bne.w	8007882 <_strtod_l+0x72>
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	f47f aed4 	bne.w	80078b8 <_strtod_l+0xa8>
 8007b10:	2a69      	cmp	r2, #105	@ 0x69
 8007b12:	d028      	beq.n	8007b66 <_strtod_l+0x356>
 8007b14:	dc25      	bgt.n	8007b62 <_strtod_l+0x352>
 8007b16:	2a49      	cmp	r2, #73	@ 0x49
 8007b18:	d025      	beq.n	8007b66 <_strtod_l+0x356>
 8007b1a:	2a4e      	cmp	r2, #78	@ 0x4e
 8007b1c:	f47f aecc 	bne.w	80078b8 <_strtod_l+0xa8>
 8007b20:	499a      	ldr	r1, [pc, #616]	@ (8007d8c <_strtod_l+0x57c>)
 8007b22:	a819      	add	r0, sp, #100	@ 0x64
 8007b24:	f001 f9ec 	bl	8008f00 <__match>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	f43f aec5 	beq.w	80078b8 <_strtod_l+0xa8>
 8007b2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b30:	781b      	ldrb	r3, [r3, #0]
 8007b32:	2b28      	cmp	r3, #40	@ 0x28
 8007b34:	d12e      	bne.n	8007b94 <_strtod_l+0x384>
 8007b36:	4996      	ldr	r1, [pc, #600]	@ (8007d90 <_strtod_l+0x580>)
 8007b38:	aa1c      	add	r2, sp, #112	@ 0x70
 8007b3a:	a819      	add	r0, sp, #100	@ 0x64
 8007b3c:	f001 f9f4 	bl	8008f28 <__hexnan>
 8007b40:	2805      	cmp	r0, #5
 8007b42:	d127      	bne.n	8007b94 <_strtod_l+0x384>
 8007b44:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b46:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007b4a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007b4e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007b52:	e696      	b.n	8007882 <_strtod_l+0x72>
 8007b54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b56:	fb08 2101 	mla	r1, r8, r1, r2
 8007b5a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007b5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b60:	e7b5      	b.n	8007ace <_strtod_l+0x2be>
 8007b62:	2a6e      	cmp	r2, #110	@ 0x6e
 8007b64:	e7da      	b.n	8007b1c <_strtod_l+0x30c>
 8007b66:	498b      	ldr	r1, [pc, #556]	@ (8007d94 <_strtod_l+0x584>)
 8007b68:	a819      	add	r0, sp, #100	@ 0x64
 8007b6a:	f001 f9c9 	bl	8008f00 <__match>
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	f43f aea2 	beq.w	80078b8 <_strtod_l+0xa8>
 8007b74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b76:	4988      	ldr	r1, [pc, #544]	@ (8007d98 <_strtod_l+0x588>)
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	a819      	add	r0, sp, #100	@ 0x64
 8007b7c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007b7e:	f001 f9bf 	bl	8008f00 <__match>
 8007b82:	b910      	cbnz	r0, 8007b8a <_strtod_l+0x37a>
 8007b84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b86:	3301      	adds	r3, #1
 8007b88:	9319      	str	r3, [sp, #100]	@ 0x64
 8007b8a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007da8 <_strtod_l+0x598>
 8007b8e:	f04f 0a00 	mov.w	sl, #0
 8007b92:	e676      	b.n	8007882 <_strtod_l+0x72>
 8007b94:	4881      	ldr	r0, [pc, #516]	@ (8007d9c <_strtod_l+0x58c>)
 8007b96:	f000 feef 	bl	8008978 <nan>
 8007b9a:	ec5b ab10 	vmov	sl, fp, d0
 8007b9e:	e670      	b.n	8007882 <_strtod_l+0x72>
 8007ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ba2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007ba4:	eba8 0303 	sub.w	r3, r8, r3
 8007ba8:	f1b9 0f00 	cmp.w	r9, #0
 8007bac:	bf08      	it	eq
 8007bae:	46a9      	moveq	r9, r5
 8007bb0:	2d10      	cmp	r5, #16
 8007bb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bb4:	462c      	mov	r4, r5
 8007bb6:	bfa8      	it	ge
 8007bb8:	2410      	movge	r4, #16
 8007bba:	f7f8 fcb3 	bl	8000524 <__aeabi_ui2d>
 8007bbe:	2d09      	cmp	r5, #9
 8007bc0:	4682      	mov	sl, r0
 8007bc2:	468b      	mov	fp, r1
 8007bc4:	dc13      	bgt.n	8007bee <_strtod_l+0x3de>
 8007bc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f43f ae5a 	beq.w	8007882 <_strtod_l+0x72>
 8007bce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bd0:	dd78      	ble.n	8007cc4 <_strtod_l+0x4b4>
 8007bd2:	2b16      	cmp	r3, #22
 8007bd4:	dc5f      	bgt.n	8007c96 <_strtod_l+0x486>
 8007bd6:	4972      	ldr	r1, [pc, #456]	@ (8007da0 <_strtod_l+0x590>)
 8007bd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007bdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007be0:	4652      	mov	r2, sl
 8007be2:	465b      	mov	r3, fp
 8007be4:	f7f8 fd18 	bl	8000618 <__aeabi_dmul>
 8007be8:	4682      	mov	sl, r0
 8007bea:	468b      	mov	fp, r1
 8007bec:	e649      	b.n	8007882 <_strtod_l+0x72>
 8007bee:	4b6c      	ldr	r3, [pc, #432]	@ (8007da0 <_strtod_l+0x590>)
 8007bf0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bf4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007bf8:	f7f8 fd0e 	bl	8000618 <__aeabi_dmul>
 8007bfc:	4682      	mov	sl, r0
 8007bfe:	4638      	mov	r0, r7
 8007c00:	468b      	mov	fp, r1
 8007c02:	f7f8 fc8f 	bl	8000524 <__aeabi_ui2d>
 8007c06:	4602      	mov	r2, r0
 8007c08:	460b      	mov	r3, r1
 8007c0a:	4650      	mov	r0, sl
 8007c0c:	4659      	mov	r1, fp
 8007c0e:	f7f8 fb4d 	bl	80002ac <__adddf3>
 8007c12:	2d0f      	cmp	r5, #15
 8007c14:	4682      	mov	sl, r0
 8007c16:	468b      	mov	fp, r1
 8007c18:	ddd5      	ble.n	8007bc6 <_strtod_l+0x3b6>
 8007c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c1c:	1b2c      	subs	r4, r5, r4
 8007c1e:	441c      	add	r4, r3
 8007c20:	2c00      	cmp	r4, #0
 8007c22:	f340 8093 	ble.w	8007d4c <_strtod_l+0x53c>
 8007c26:	f014 030f 	ands.w	r3, r4, #15
 8007c2a:	d00a      	beq.n	8007c42 <_strtod_l+0x432>
 8007c2c:	495c      	ldr	r1, [pc, #368]	@ (8007da0 <_strtod_l+0x590>)
 8007c2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007c32:	4652      	mov	r2, sl
 8007c34:	465b      	mov	r3, fp
 8007c36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c3a:	f7f8 fced 	bl	8000618 <__aeabi_dmul>
 8007c3e:	4682      	mov	sl, r0
 8007c40:	468b      	mov	fp, r1
 8007c42:	f034 040f 	bics.w	r4, r4, #15
 8007c46:	d073      	beq.n	8007d30 <_strtod_l+0x520>
 8007c48:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007c4c:	dd49      	ble.n	8007ce2 <_strtod_l+0x4d2>
 8007c4e:	2400      	movs	r4, #0
 8007c50:	46a0      	mov	r8, r4
 8007c52:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c54:	46a1      	mov	r9, r4
 8007c56:	9a05      	ldr	r2, [sp, #20]
 8007c58:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007da8 <_strtod_l+0x598>
 8007c5c:	2322      	movs	r3, #34	@ 0x22
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	f04f 0a00 	mov.w	sl, #0
 8007c64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	f43f ae0b 	beq.w	8007882 <_strtod_l+0x72>
 8007c6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c6e:	9805      	ldr	r0, [sp, #20]
 8007c70:	f7ff f946 	bl	8006f00 <_Bfree>
 8007c74:	9805      	ldr	r0, [sp, #20]
 8007c76:	4649      	mov	r1, r9
 8007c78:	f7ff f942 	bl	8006f00 <_Bfree>
 8007c7c:	9805      	ldr	r0, [sp, #20]
 8007c7e:	4641      	mov	r1, r8
 8007c80:	f7ff f93e 	bl	8006f00 <_Bfree>
 8007c84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c86:	9805      	ldr	r0, [sp, #20]
 8007c88:	f7ff f93a 	bl	8006f00 <_Bfree>
 8007c8c:	9805      	ldr	r0, [sp, #20]
 8007c8e:	4621      	mov	r1, r4
 8007c90:	f7ff f936 	bl	8006f00 <_Bfree>
 8007c94:	e5f5      	b.n	8007882 <_strtod_l+0x72>
 8007c96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c98:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	dbbc      	blt.n	8007c1a <_strtod_l+0x40a>
 8007ca0:	4c3f      	ldr	r4, [pc, #252]	@ (8007da0 <_strtod_l+0x590>)
 8007ca2:	f1c5 050f 	rsb	r5, r5, #15
 8007ca6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007caa:	4652      	mov	r2, sl
 8007cac:	465b      	mov	r3, fp
 8007cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cb2:	f7f8 fcb1 	bl	8000618 <__aeabi_dmul>
 8007cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb8:	1b5d      	subs	r5, r3, r5
 8007cba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007cbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007cc2:	e78f      	b.n	8007be4 <_strtod_l+0x3d4>
 8007cc4:	3316      	adds	r3, #22
 8007cc6:	dba8      	blt.n	8007c1a <_strtod_l+0x40a>
 8007cc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cca:	eba3 0808 	sub.w	r8, r3, r8
 8007cce:	4b34      	ldr	r3, [pc, #208]	@ (8007da0 <_strtod_l+0x590>)
 8007cd0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007cd4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007cd8:	4650      	mov	r0, sl
 8007cda:	4659      	mov	r1, fp
 8007cdc:	f7f8 fdc6 	bl	800086c <__aeabi_ddiv>
 8007ce0:	e782      	b.n	8007be8 <_strtod_l+0x3d8>
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	4f2f      	ldr	r7, [pc, #188]	@ (8007da4 <_strtod_l+0x594>)
 8007ce6:	1124      	asrs	r4, r4, #4
 8007ce8:	4650      	mov	r0, sl
 8007cea:	4659      	mov	r1, fp
 8007cec:	461e      	mov	r6, r3
 8007cee:	2c01      	cmp	r4, #1
 8007cf0:	dc21      	bgt.n	8007d36 <_strtod_l+0x526>
 8007cf2:	b10b      	cbz	r3, 8007cf8 <_strtod_l+0x4e8>
 8007cf4:	4682      	mov	sl, r0
 8007cf6:	468b      	mov	fp, r1
 8007cf8:	492a      	ldr	r1, [pc, #168]	@ (8007da4 <_strtod_l+0x594>)
 8007cfa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007cfe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007d02:	4652      	mov	r2, sl
 8007d04:	465b      	mov	r3, fp
 8007d06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d0a:	f7f8 fc85 	bl	8000618 <__aeabi_dmul>
 8007d0e:	4b26      	ldr	r3, [pc, #152]	@ (8007da8 <_strtod_l+0x598>)
 8007d10:	460a      	mov	r2, r1
 8007d12:	400b      	ands	r3, r1
 8007d14:	4925      	ldr	r1, [pc, #148]	@ (8007dac <_strtod_l+0x59c>)
 8007d16:	428b      	cmp	r3, r1
 8007d18:	4682      	mov	sl, r0
 8007d1a:	d898      	bhi.n	8007c4e <_strtod_l+0x43e>
 8007d1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007d20:	428b      	cmp	r3, r1
 8007d22:	bf86      	itte	hi
 8007d24:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007db0 <_strtod_l+0x5a0>
 8007d28:	f04f 3aff 	movhi.w	sl, #4294967295
 8007d2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007d30:	2300      	movs	r3, #0
 8007d32:	9308      	str	r3, [sp, #32]
 8007d34:	e076      	b.n	8007e24 <_strtod_l+0x614>
 8007d36:	07e2      	lsls	r2, r4, #31
 8007d38:	d504      	bpl.n	8007d44 <_strtod_l+0x534>
 8007d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d3e:	f7f8 fc6b 	bl	8000618 <__aeabi_dmul>
 8007d42:	2301      	movs	r3, #1
 8007d44:	3601      	adds	r6, #1
 8007d46:	1064      	asrs	r4, r4, #1
 8007d48:	3708      	adds	r7, #8
 8007d4a:	e7d0      	b.n	8007cee <_strtod_l+0x4de>
 8007d4c:	d0f0      	beq.n	8007d30 <_strtod_l+0x520>
 8007d4e:	4264      	negs	r4, r4
 8007d50:	f014 020f 	ands.w	r2, r4, #15
 8007d54:	d00a      	beq.n	8007d6c <_strtod_l+0x55c>
 8007d56:	4b12      	ldr	r3, [pc, #72]	@ (8007da0 <_strtod_l+0x590>)
 8007d58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d5c:	4650      	mov	r0, sl
 8007d5e:	4659      	mov	r1, fp
 8007d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d64:	f7f8 fd82 	bl	800086c <__aeabi_ddiv>
 8007d68:	4682      	mov	sl, r0
 8007d6a:	468b      	mov	fp, r1
 8007d6c:	1124      	asrs	r4, r4, #4
 8007d6e:	d0df      	beq.n	8007d30 <_strtod_l+0x520>
 8007d70:	2c1f      	cmp	r4, #31
 8007d72:	dd1f      	ble.n	8007db4 <_strtod_l+0x5a4>
 8007d74:	2400      	movs	r4, #0
 8007d76:	46a0      	mov	r8, r4
 8007d78:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007d7a:	46a1      	mov	r9, r4
 8007d7c:	9a05      	ldr	r2, [sp, #20]
 8007d7e:	2322      	movs	r3, #34	@ 0x22
 8007d80:	f04f 0a00 	mov.w	sl, #0
 8007d84:	f04f 0b00 	mov.w	fp, #0
 8007d88:	6013      	str	r3, [r2, #0]
 8007d8a:	e76b      	b.n	8007c64 <_strtod_l+0x454>
 8007d8c:	080097d9 	.word	0x080097d9
 8007d90:	08009aa0 	.word	0x08009aa0
 8007d94:	080097d1 	.word	0x080097d1
 8007d98:	08009808 	.word	0x08009808
 8007d9c:	08009941 	.word	0x08009941
 8007da0:	080099d8 	.word	0x080099d8
 8007da4:	080099b0 	.word	0x080099b0
 8007da8:	7ff00000 	.word	0x7ff00000
 8007dac:	7ca00000 	.word	0x7ca00000
 8007db0:	7fefffff 	.word	0x7fefffff
 8007db4:	f014 0310 	ands.w	r3, r4, #16
 8007db8:	bf18      	it	ne
 8007dba:	236a      	movne	r3, #106	@ 0x6a
 8007dbc:	4ea9      	ldr	r6, [pc, #676]	@ (8008064 <_strtod_l+0x854>)
 8007dbe:	9308      	str	r3, [sp, #32]
 8007dc0:	4650      	mov	r0, sl
 8007dc2:	4659      	mov	r1, fp
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	07e7      	lsls	r7, r4, #31
 8007dc8:	d504      	bpl.n	8007dd4 <_strtod_l+0x5c4>
 8007dca:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007dce:	f7f8 fc23 	bl	8000618 <__aeabi_dmul>
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	1064      	asrs	r4, r4, #1
 8007dd6:	f106 0608 	add.w	r6, r6, #8
 8007dda:	d1f4      	bne.n	8007dc6 <_strtod_l+0x5b6>
 8007ddc:	b10b      	cbz	r3, 8007de2 <_strtod_l+0x5d2>
 8007dde:	4682      	mov	sl, r0
 8007de0:	468b      	mov	fp, r1
 8007de2:	9b08      	ldr	r3, [sp, #32]
 8007de4:	b1b3      	cbz	r3, 8007e14 <_strtod_l+0x604>
 8007de6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007dea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	4659      	mov	r1, fp
 8007df2:	dd0f      	ble.n	8007e14 <_strtod_l+0x604>
 8007df4:	2b1f      	cmp	r3, #31
 8007df6:	dd56      	ble.n	8007ea6 <_strtod_l+0x696>
 8007df8:	2b34      	cmp	r3, #52	@ 0x34
 8007dfa:	bfde      	ittt	le
 8007dfc:	f04f 33ff 	movle.w	r3, #4294967295
 8007e00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007e04:	4093      	lslle	r3, r2
 8007e06:	f04f 0a00 	mov.w	sl, #0
 8007e0a:	bfcc      	ite	gt
 8007e0c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007e10:	ea03 0b01 	andle.w	fp, r3, r1
 8007e14:	2200      	movs	r2, #0
 8007e16:	2300      	movs	r3, #0
 8007e18:	4650      	mov	r0, sl
 8007e1a:	4659      	mov	r1, fp
 8007e1c:	f7f8 fe64 	bl	8000ae8 <__aeabi_dcmpeq>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d1a7      	bne.n	8007d74 <_strtod_l+0x564>
 8007e24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007e2a:	9805      	ldr	r0, [sp, #20]
 8007e2c:	462b      	mov	r3, r5
 8007e2e:	464a      	mov	r2, r9
 8007e30:	f7ff f8ce 	bl	8006fd0 <__s2b>
 8007e34:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007e36:	2800      	cmp	r0, #0
 8007e38:	f43f af09 	beq.w	8007c4e <_strtod_l+0x43e>
 8007e3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e40:	2a00      	cmp	r2, #0
 8007e42:	eba3 0308 	sub.w	r3, r3, r8
 8007e46:	bfa8      	it	ge
 8007e48:	2300      	movge	r3, #0
 8007e4a:	9312      	str	r3, [sp, #72]	@ 0x48
 8007e4c:	2400      	movs	r4, #0
 8007e4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007e52:	9316      	str	r3, [sp, #88]	@ 0x58
 8007e54:	46a0      	mov	r8, r4
 8007e56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e58:	9805      	ldr	r0, [sp, #20]
 8007e5a:	6859      	ldr	r1, [r3, #4]
 8007e5c:	f7ff f810 	bl	8006e80 <_Balloc>
 8007e60:	4681      	mov	r9, r0
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f43f aef7 	beq.w	8007c56 <_strtod_l+0x446>
 8007e68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e6a:	691a      	ldr	r2, [r3, #16]
 8007e6c:	3202      	adds	r2, #2
 8007e6e:	f103 010c 	add.w	r1, r3, #12
 8007e72:	0092      	lsls	r2, r2, #2
 8007e74:	300c      	adds	r0, #12
 8007e76:	f000 fd71 	bl	800895c <memcpy>
 8007e7a:	ec4b ab10 	vmov	d0, sl, fp
 8007e7e:	9805      	ldr	r0, [sp, #20]
 8007e80:	aa1c      	add	r2, sp, #112	@ 0x70
 8007e82:	a91b      	add	r1, sp, #108	@ 0x6c
 8007e84:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007e88:	f7ff fbd6 	bl	8007638 <__d2b>
 8007e8c:	901a      	str	r0, [sp, #104]	@ 0x68
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	f43f aee1 	beq.w	8007c56 <_strtod_l+0x446>
 8007e94:	9805      	ldr	r0, [sp, #20]
 8007e96:	2101      	movs	r1, #1
 8007e98:	f7ff f930 	bl	80070fc <__i2b>
 8007e9c:	4680      	mov	r8, r0
 8007e9e:	b948      	cbnz	r0, 8007eb4 <_strtod_l+0x6a4>
 8007ea0:	f04f 0800 	mov.w	r8, #0
 8007ea4:	e6d7      	b.n	8007c56 <_strtod_l+0x446>
 8007ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8007eae:	ea03 0a0a 	and.w	sl, r3, sl
 8007eb2:	e7af      	b.n	8007e14 <_strtod_l+0x604>
 8007eb4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007eb6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007eb8:	2d00      	cmp	r5, #0
 8007eba:	bfab      	itete	ge
 8007ebc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007ebe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007ec0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007ec2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007ec4:	bfac      	ite	ge
 8007ec6:	18ef      	addge	r7, r5, r3
 8007ec8:	1b5e      	sublt	r6, r3, r5
 8007eca:	9b08      	ldr	r3, [sp, #32]
 8007ecc:	1aed      	subs	r5, r5, r3
 8007ece:	4415      	add	r5, r2
 8007ed0:	4b65      	ldr	r3, [pc, #404]	@ (8008068 <_strtod_l+0x858>)
 8007ed2:	3d01      	subs	r5, #1
 8007ed4:	429d      	cmp	r5, r3
 8007ed6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007eda:	da50      	bge.n	8007f7e <_strtod_l+0x76e>
 8007edc:	1b5b      	subs	r3, r3, r5
 8007ede:	2b1f      	cmp	r3, #31
 8007ee0:	eba2 0203 	sub.w	r2, r2, r3
 8007ee4:	f04f 0101 	mov.w	r1, #1
 8007ee8:	dc3d      	bgt.n	8007f66 <_strtod_l+0x756>
 8007eea:	fa01 f303 	lsl.w	r3, r1, r3
 8007eee:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ef4:	18bd      	adds	r5, r7, r2
 8007ef6:	9b08      	ldr	r3, [sp, #32]
 8007ef8:	42af      	cmp	r7, r5
 8007efa:	4416      	add	r6, r2
 8007efc:	441e      	add	r6, r3
 8007efe:	463b      	mov	r3, r7
 8007f00:	bfa8      	it	ge
 8007f02:	462b      	movge	r3, r5
 8007f04:	42b3      	cmp	r3, r6
 8007f06:	bfa8      	it	ge
 8007f08:	4633      	movge	r3, r6
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	bfc2      	ittt	gt
 8007f0e:	1aed      	subgt	r5, r5, r3
 8007f10:	1af6      	subgt	r6, r6, r3
 8007f12:	1aff      	subgt	r7, r7, r3
 8007f14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	dd16      	ble.n	8007f48 <_strtod_l+0x738>
 8007f1a:	4641      	mov	r1, r8
 8007f1c:	9805      	ldr	r0, [sp, #20]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	f7ff f9a4 	bl	800726c <__pow5mult>
 8007f24:	4680      	mov	r8, r0
 8007f26:	2800      	cmp	r0, #0
 8007f28:	d0ba      	beq.n	8007ea0 <_strtod_l+0x690>
 8007f2a:	4601      	mov	r1, r0
 8007f2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007f2e:	9805      	ldr	r0, [sp, #20]
 8007f30:	f7ff f8fa 	bl	8007128 <__multiply>
 8007f34:	900a      	str	r0, [sp, #40]	@ 0x28
 8007f36:	2800      	cmp	r0, #0
 8007f38:	f43f ae8d 	beq.w	8007c56 <_strtod_l+0x446>
 8007f3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f3e:	9805      	ldr	r0, [sp, #20]
 8007f40:	f7fe ffde 	bl	8006f00 <_Bfree>
 8007f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f46:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f48:	2d00      	cmp	r5, #0
 8007f4a:	dc1d      	bgt.n	8007f88 <_strtod_l+0x778>
 8007f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	dd23      	ble.n	8007f9a <_strtod_l+0x78a>
 8007f52:	4649      	mov	r1, r9
 8007f54:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007f56:	9805      	ldr	r0, [sp, #20]
 8007f58:	f7ff f988 	bl	800726c <__pow5mult>
 8007f5c:	4681      	mov	r9, r0
 8007f5e:	b9e0      	cbnz	r0, 8007f9a <_strtod_l+0x78a>
 8007f60:	f04f 0900 	mov.w	r9, #0
 8007f64:	e677      	b.n	8007c56 <_strtod_l+0x446>
 8007f66:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007f6a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007f6e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007f72:	35e2      	adds	r5, #226	@ 0xe2
 8007f74:	fa01 f305 	lsl.w	r3, r1, r5
 8007f78:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f7a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007f7c:	e7ba      	b.n	8007ef4 <_strtod_l+0x6e4>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f82:	2301      	movs	r3, #1
 8007f84:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007f86:	e7b5      	b.n	8007ef4 <_strtod_l+0x6e4>
 8007f88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f8a:	9805      	ldr	r0, [sp, #20]
 8007f8c:	462a      	mov	r2, r5
 8007f8e:	f7ff f9c7 	bl	8007320 <__lshift>
 8007f92:	901a      	str	r0, [sp, #104]	@ 0x68
 8007f94:	2800      	cmp	r0, #0
 8007f96:	d1d9      	bne.n	8007f4c <_strtod_l+0x73c>
 8007f98:	e65d      	b.n	8007c56 <_strtod_l+0x446>
 8007f9a:	2e00      	cmp	r6, #0
 8007f9c:	dd07      	ble.n	8007fae <_strtod_l+0x79e>
 8007f9e:	4649      	mov	r1, r9
 8007fa0:	9805      	ldr	r0, [sp, #20]
 8007fa2:	4632      	mov	r2, r6
 8007fa4:	f7ff f9bc 	bl	8007320 <__lshift>
 8007fa8:	4681      	mov	r9, r0
 8007faa:	2800      	cmp	r0, #0
 8007fac:	d0d8      	beq.n	8007f60 <_strtod_l+0x750>
 8007fae:	2f00      	cmp	r7, #0
 8007fb0:	dd08      	ble.n	8007fc4 <_strtod_l+0x7b4>
 8007fb2:	4641      	mov	r1, r8
 8007fb4:	9805      	ldr	r0, [sp, #20]
 8007fb6:	463a      	mov	r2, r7
 8007fb8:	f7ff f9b2 	bl	8007320 <__lshift>
 8007fbc:	4680      	mov	r8, r0
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	f43f ae49 	beq.w	8007c56 <_strtod_l+0x446>
 8007fc4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007fc6:	9805      	ldr	r0, [sp, #20]
 8007fc8:	464a      	mov	r2, r9
 8007fca:	f7ff fa31 	bl	8007430 <__mdiff>
 8007fce:	4604      	mov	r4, r0
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	f43f ae40 	beq.w	8007c56 <_strtod_l+0x446>
 8007fd6:	68c3      	ldr	r3, [r0, #12]
 8007fd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007fda:	2300      	movs	r3, #0
 8007fdc:	60c3      	str	r3, [r0, #12]
 8007fde:	4641      	mov	r1, r8
 8007fe0:	f7ff fa0a 	bl	80073f8 <__mcmp>
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	da45      	bge.n	8008074 <_strtod_l+0x864>
 8007fe8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fea:	ea53 030a 	orrs.w	r3, r3, sl
 8007fee:	d16b      	bne.n	80080c8 <_strtod_l+0x8b8>
 8007ff0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d167      	bne.n	80080c8 <_strtod_l+0x8b8>
 8007ff8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ffc:	0d1b      	lsrs	r3, r3, #20
 8007ffe:	051b      	lsls	r3, r3, #20
 8008000:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008004:	d960      	bls.n	80080c8 <_strtod_l+0x8b8>
 8008006:	6963      	ldr	r3, [r4, #20]
 8008008:	b913      	cbnz	r3, 8008010 <_strtod_l+0x800>
 800800a:	6923      	ldr	r3, [r4, #16]
 800800c:	2b01      	cmp	r3, #1
 800800e:	dd5b      	ble.n	80080c8 <_strtod_l+0x8b8>
 8008010:	4621      	mov	r1, r4
 8008012:	2201      	movs	r2, #1
 8008014:	9805      	ldr	r0, [sp, #20]
 8008016:	f7ff f983 	bl	8007320 <__lshift>
 800801a:	4641      	mov	r1, r8
 800801c:	4604      	mov	r4, r0
 800801e:	f7ff f9eb 	bl	80073f8 <__mcmp>
 8008022:	2800      	cmp	r0, #0
 8008024:	dd50      	ble.n	80080c8 <_strtod_l+0x8b8>
 8008026:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800802a:	9a08      	ldr	r2, [sp, #32]
 800802c:	0d1b      	lsrs	r3, r3, #20
 800802e:	051b      	lsls	r3, r3, #20
 8008030:	2a00      	cmp	r2, #0
 8008032:	d06a      	beq.n	800810a <_strtod_l+0x8fa>
 8008034:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008038:	d867      	bhi.n	800810a <_strtod_l+0x8fa>
 800803a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800803e:	f67f ae9d 	bls.w	8007d7c <_strtod_l+0x56c>
 8008042:	4b0a      	ldr	r3, [pc, #40]	@ (800806c <_strtod_l+0x85c>)
 8008044:	4650      	mov	r0, sl
 8008046:	4659      	mov	r1, fp
 8008048:	2200      	movs	r2, #0
 800804a:	f7f8 fae5 	bl	8000618 <__aeabi_dmul>
 800804e:	4b08      	ldr	r3, [pc, #32]	@ (8008070 <_strtod_l+0x860>)
 8008050:	400b      	ands	r3, r1
 8008052:	4682      	mov	sl, r0
 8008054:	468b      	mov	fp, r1
 8008056:	2b00      	cmp	r3, #0
 8008058:	f47f ae08 	bne.w	8007c6c <_strtod_l+0x45c>
 800805c:	9a05      	ldr	r2, [sp, #20]
 800805e:	2322      	movs	r3, #34	@ 0x22
 8008060:	6013      	str	r3, [r2, #0]
 8008062:	e603      	b.n	8007c6c <_strtod_l+0x45c>
 8008064:	08009ac8 	.word	0x08009ac8
 8008068:	fffffc02 	.word	0xfffffc02
 800806c:	39500000 	.word	0x39500000
 8008070:	7ff00000 	.word	0x7ff00000
 8008074:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008078:	d165      	bne.n	8008146 <_strtod_l+0x936>
 800807a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800807c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008080:	b35a      	cbz	r2, 80080da <_strtod_l+0x8ca>
 8008082:	4a9f      	ldr	r2, [pc, #636]	@ (8008300 <_strtod_l+0xaf0>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d12b      	bne.n	80080e0 <_strtod_l+0x8d0>
 8008088:	9b08      	ldr	r3, [sp, #32]
 800808a:	4651      	mov	r1, sl
 800808c:	b303      	cbz	r3, 80080d0 <_strtod_l+0x8c0>
 800808e:	4b9d      	ldr	r3, [pc, #628]	@ (8008304 <_strtod_l+0xaf4>)
 8008090:	465a      	mov	r2, fp
 8008092:	4013      	ands	r3, r2
 8008094:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008098:	f04f 32ff 	mov.w	r2, #4294967295
 800809c:	d81b      	bhi.n	80080d6 <_strtod_l+0x8c6>
 800809e:	0d1b      	lsrs	r3, r3, #20
 80080a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80080a4:	fa02 f303 	lsl.w	r3, r2, r3
 80080a8:	4299      	cmp	r1, r3
 80080aa:	d119      	bne.n	80080e0 <_strtod_l+0x8d0>
 80080ac:	4b96      	ldr	r3, [pc, #600]	@ (8008308 <_strtod_l+0xaf8>)
 80080ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d102      	bne.n	80080ba <_strtod_l+0x8aa>
 80080b4:	3101      	adds	r1, #1
 80080b6:	f43f adce 	beq.w	8007c56 <_strtod_l+0x446>
 80080ba:	4b92      	ldr	r3, [pc, #584]	@ (8008304 <_strtod_l+0xaf4>)
 80080bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080be:	401a      	ands	r2, r3
 80080c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80080c4:	f04f 0a00 	mov.w	sl, #0
 80080c8:	9b08      	ldr	r3, [sp, #32]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1b9      	bne.n	8008042 <_strtod_l+0x832>
 80080ce:	e5cd      	b.n	8007c6c <_strtod_l+0x45c>
 80080d0:	f04f 33ff 	mov.w	r3, #4294967295
 80080d4:	e7e8      	b.n	80080a8 <_strtod_l+0x898>
 80080d6:	4613      	mov	r3, r2
 80080d8:	e7e6      	b.n	80080a8 <_strtod_l+0x898>
 80080da:	ea53 030a 	orrs.w	r3, r3, sl
 80080de:	d0a2      	beq.n	8008026 <_strtod_l+0x816>
 80080e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80080e2:	b1db      	cbz	r3, 800811c <_strtod_l+0x90c>
 80080e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080e6:	4213      	tst	r3, r2
 80080e8:	d0ee      	beq.n	80080c8 <_strtod_l+0x8b8>
 80080ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080ec:	9a08      	ldr	r2, [sp, #32]
 80080ee:	4650      	mov	r0, sl
 80080f0:	4659      	mov	r1, fp
 80080f2:	b1bb      	cbz	r3, 8008124 <_strtod_l+0x914>
 80080f4:	f7ff fb6e 	bl	80077d4 <sulp>
 80080f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080fc:	ec53 2b10 	vmov	r2, r3, d0
 8008100:	f7f8 f8d4 	bl	80002ac <__adddf3>
 8008104:	4682      	mov	sl, r0
 8008106:	468b      	mov	fp, r1
 8008108:	e7de      	b.n	80080c8 <_strtod_l+0x8b8>
 800810a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800810e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008112:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008116:	f04f 3aff 	mov.w	sl, #4294967295
 800811a:	e7d5      	b.n	80080c8 <_strtod_l+0x8b8>
 800811c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800811e:	ea13 0f0a 	tst.w	r3, sl
 8008122:	e7e1      	b.n	80080e8 <_strtod_l+0x8d8>
 8008124:	f7ff fb56 	bl	80077d4 <sulp>
 8008128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800812c:	ec53 2b10 	vmov	r2, r3, d0
 8008130:	f7f8 f8ba 	bl	80002a8 <__aeabi_dsub>
 8008134:	2200      	movs	r2, #0
 8008136:	2300      	movs	r3, #0
 8008138:	4682      	mov	sl, r0
 800813a:	468b      	mov	fp, r1
 800813c:	f7f8 fcd4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008140:	2800      	cmp	r0, #0
 8008142:	d0c1      	beq.n	80080c8 <_strtod_l+0x8b8>
 8008144:	e61a      	b.n	8007d7c <_strtod_l+0x56c>
 8008146:	4641      	mov	r1, r8
 8008148:	4620      	mov	r0, r4
 800814a:	f7ff facd 	bl	80076e8 <__ratio>
 800814e:	ec57 6b10 	vmov	r6, r7, d0
 8008152:	2200      	movs	r2, #0
 8008154:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008158:	4630      	mov	r0, r6
 800815a:	4639      	mov	r1, r7
 800815c:	f7f8 fcd8 	bl	8000b10 <__aeabi_dcmple>
 8008160:	2800      	cmp	r0, #0
 8008162:	d06f      	beq.n	8008244 <_strtod_l+0xa34>
 8008164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008166:	2b00      	cmp	r3, #0
 8008168:	d17a      	bne.n	8008260 <_strtod_l+0xa50>
 800816a:	f1ba 0f00 	cmp.w	sl, #0
 800816e:	d158      	bne.n	8008222 <_strtod_l+0xa12>
 8008170:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008172:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008176:	2b00      	cmp	r3, #0
 8008178:	d15a      	bne.n	8008230 <_strtod_l+0xa20>
 800817a:	4b64      	ldr	r3, [pc, #400]	@ (800830c <_strtod_l+0xafc>)
 800817c:	2200      	movs	r2, #0
 800817e:	4630      	mov	r0, r6
 8008180:	4639      	mov	r1, r7
 8008182:	f7f8 fcbb 	bl	8000afc <__aeabi_dcmplt>
 8008186:	2800      	cmp	r0, #0
 8008188:	d159      	bne.n	800823e <_strtod_l+0xa2e>
 800818a:	4630      	mov	r0, r6
 800818c:	4639      	mov	r1, r7
 800818e:	4b60      	ldr	r3, [pc, #384]	@ (8008310 <_strtod_l+0xb00>)
 8008190:	2200      	movs	r2, #0
 8008192:	f7f8 fa41 	bl	8000618 <__aeabi_dmul>
 8008196:	4606      	mov	r6, r0
 8008198:	460f      	mov	r7, r1
 800819a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800819e:	9606      	str	r6, [sp, #24]
 80081a0:	9307      	str	r3, [sp, #28]
 80081a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081a6:	4d57      	ldr	r5, [pc, #348]	@ (8008304 <_strtod_l+0xaf4>)
 80081a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80081ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ae:	401d      	ands	r5, r3
 80081b0:	4b58      	ldr	r3, [pc, #352]	@ (8008314 <_strtod_l+0xb04>)
 80081b2:	429d      	cmp	r5, r3
 80081b4:	f040 80b2 	bne.w	800831c <_strtod_l+0xb0c>
 80081b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80081be:	ec4b ab10 	vmov	d0, sl, fp
 80081c2:	f7ff f9c9 	bl	8007558 <__ulp>
 80081c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081ca:	ec51 0b10 	vmov	r0, r1, d0
 80081ce:	f7f8 fa23 	bl	8000618 <__aeabi_dmul>
 80081d2:	4652      	mov	r2, sl
 80081d4:	465b      	mov	r3, fp
 80081d6:	f7f8 f869 	bl	80002ac <__adddf3>
 80081da:	460b      	mov	r3, r1
 80081dc:	4949      	ldr	r1, [pc, #292]	@ (8008304 <_strtod_l+0xaf4>)
 80081de:	4a4e      	ldr	r2, [pc, #312]	@ (8008318 <_strtod_l+0xb08>)
 80081e0:	4019      	ands	r1, r3
 80081e2:	4291      	cmp	r1, r2
 80081e4:	4682      	mov	sl, r0
 80081e6:	d942      	bls.n	800826e <_strtod_l+0xa5e>
 80081e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80081ea:	4b47      	ldr	r3, [pc, #284]	@ (8008308 <_strtod_l+0xaf8>)
 80081ec:	429a      	cmp	r2, r3
 80081ee:	d103      	bne.n	80081f8 <_strtod_l+0x9e8>
 80081f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081f2:	3301      	adds	r3, #1
 80081f4:	f43f ad2f 	beq.w	8007c56 <_strtod_l+0x446>
 80081f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008308 <_strtod_l+0xaf8>
 80081fc:	f04f 3aff 	mov.w	sl, #4294967295
 8008200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008202:	9805      	ldr	r0, [sp, #20]
 8008204:	f7fe fe7c 	bl	8006f00 <_Bfree>
 8008208:	9805      	ldr	r0, [sp, #20]
 800820a:	4649      	mov	r1, r9
 800820c:	f7fe fe78 	bl	8006f00 <_Bfree>
 8008210:	9805      	ldr	r0, [sp, #20]
 8008212:	4641      	mov	r1, r8
 8008214:	f7fe fe74 	bl	8006f00 <_Bfree>
 8008218:	9805      	ldr	r0, [sp, #20]
 800821a:	4621      	mov	r1, r4
 800821c:	f7fe fe70 	bl	8006f00 <_Bfree>
 8008220:	e619      	b.n	8007e56 <_strtod_l+0x646>
 8008222:	f1ba 0f01 	cmp.w	sl, #1
 8008226:	d103      	bne.n	8008230 <_strtod_l+0xa20>
 8008228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800822a:	2b00      	cmp	r3, #0
 800822c:	f43f ada6 	beq.w	8007d7c <_strtod_l+0x56c>
 8008230:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80082e0 <_strtod_l+0xad0>
 8008234:	4f35      	ldr	r7, [pc, #212]	@ (800830c <_strtod_l+0xafc>)
 8008236:	ed8d 7b06 	vstr	d7, [sp, #24]
 800823a:	2600      	movs	r6, #0
 800823c:	e7b1      	b.n	80081a2 <_strtod_l+0x992>
 800823e:	4f34      	ldr	r7, [pc, #208]	@ (8008310 <_strtod_l+0xb00>)
 8008240:	2600      	movs	r6, #0
 8008242:	e7aa      	b.n	800819a <_strtod_l+0x98a>
 8008244:	4b32      	ldr	r3, [pc, #200]	@ (8008310 <_strtod_l+0xb00>)
 8008246:	4630      	mov	r0, r6
 8008248:	4639      	mov	r1, r7
 800824a:	2200      	movs	r2, #0
 800824c:	f7f8 f9e4 	bl	8000618 <__aeabi_dmul>
 8008250:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008252:	4606      	mov	r6, r0
 8008254:	460f      	mov	r7, r1
 8008256:	2b00      	cmp	r3, #0
 8008258:	d09f      	beq.n	800819a <_strtod_l+0x98a>
 800825a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800825e:	e7a0      	b.n	80081a2 <_strtod_l+0x992>
 8008260:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80082e8 <_strtod_l+0xad8>
 8008264:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008268:	ec57 6b17 	vmov	r6, r7, d7
 800826c:	e799      	b.n	80081a2 <_strtod_l+0x992>
 800826e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008272:	9b08      	ldr	r3, [sp, #32]
 8008274:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1c1      	bne.n	8008200 <_strtod_l+0x9f0>
 800827c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008280:	0d1b      	lsrs	r3, r3, #20
 8008282:	051b      	lsls	r3, r3, #20
 8008284:	429d      	cmp	r5, r3
 8008286:	d1bb      	bne.n	8008200 <_strtod_l+0x9f0>
 8008288:	4630      	mov	r0, r6
 800828a:	4639      	mov	r1, r7
 800828c:	f7f8 fd24 	bl	8000cd8 <__aeabi_d2lz>
 8008290:	f7f8 f994 	bl	80005bc <__aeabi_l2d>
 8008294:	4602      	mov	r2, r0
 8008296:	460b      	mov	r3, r1
 8008298:	4630      	mov	r0, r6
 800829a:	4639      	mov	r1, r7
 800829c:	f7f8 f804 	bl	80002a8 <__aeabi_dsub>
 80082a0:	460b      	mov	r3, r1
 80082a2:	4602      	mov	r2, r0
 80082a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80082a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80082ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082ae:	ea46 060a 	orr.w	r6, r6, sl
 80082b2:	431e      	orrs	r6, r3
 80082b4:	d06f      	beq.n	8008396 <_strtod_l+0xb86>
 80082b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80082f0 <_strtod_l+0xae0>)
 80082b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082bc:	f7f8 fc1e 	bl	8000afc <__aeabi_dcmplt>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	f47f acd3 	bne.w	8007c6c <_strtod_l+0x45c>
 80082c6:	a30c      	add	r3, pc, #48	@ (adr r3, 80082f8 <_strtod_l+0xae8>)
 80082c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80082d0:	f7f8 fc32 	bl	8000b38 <__aeabi_dcmpgt>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d093      	beq.n	8008200 <_strtod_l+0x9f0>
 80082d8:	e4c8      	b.n	8007c6c <_strtod_l+0x45c>
 80082da:	bf00      	nop
 80082dc:	f3af 8000 	nop.w
 80082e0:	00000000 	.word	0x00000000
 80082e4:	bff00000 	.word	0xbff00000
 80082e8:	00000000 	.word	0x00000000
 80082ec:	3ff00000 	.word	0x3ff00000
 80082f0:	94a03595 	.word	0x94a03595
 80082f4:	3fdfffff 	.word	0x3fdfffff
 80082f8:	35afe535 	.word	0x35afe535
 80082fc:	3fe00000 	.word	0x3fe00000
 8008300:	000fffff 	.word	0x000fffff
 8008304:	7ff00000 	.word	0x7ff00000
 8008308:	7fefffff 	.word	0x7fefffff
 800830c:	3ff00000 	.word	0x3ff00000
 8008310:	3fe00000 	.word	0x3fe00000
 8008314:	7fe00000 	.word	0x7fe00000
 8008318:	7c9fffff 	.word	0x7c9fffff
 800831c:	9b08      	ldr	r3, [sp, #32]
 800831e:	b323      	cbz	r3, 800836a <_strtod_l+0xb5a>
 8008320:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008324:	d821      	bhi.n	800836a <_strtod_l+0xb5a>
 8008326:	a328      	add	r3, pc, #160	@ (adr r3, 80083c8 <_strtod_l+0xbb8>)
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	4630      	mov	r0, r6
 800832e:	4639      	mov	r1, r7
 8008330:	f7f8 fbee 	bl	8000b10 <__aeabi_dcmple>
 8008334:	b1a0      	cbz	r0, 8008360 <_strtod_l+0xb50>
 8008336:	4639      	mov	r1, r7
 8008338:	4630      	mov	r0, r6
 800833a:	f7f8 fc45 	bl	8000bc8 <__aeabi_d2uiz>
 800833e:	2801      	cmp	r0, #1
 8008340:	bf38      	it	cc
 8008342:	2001      	movcc	r0, #1
 8008344:	f7f8 f8ee 	bl	8000524 <__aeabi_ui2d>
 8008348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800834a:	4606      	mov	r6, r0
 800834c:	460f      	mov	r7, r1
 800834e:	b9fb      	cbnz	r3, 8008390 <_strtod_l+0xb80>
 8008350:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008354:	9014      	str	r0, [sp, #80]	@ 0x50
 8008356:	9315      	str	r3, [sp, #84]	@ 0x54
 8008358:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800835c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008362:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008366:	1b5b      	subs	r3, r3, r5
 8008368:	9311      	str	r3, [sp, #68]	@ 0x44
 800836a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800836e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008372:	f7ff f8f1 	bl	8007558 <__ulp>
 8008376:	4650      	mov	r0, sl
 8008378:	ec53 2b10 	vmov	r2, r3, d0
 800837c:	4659      	mov	r1, fp
 800837e:	f7f8 f94b 	bl	8000618 <__aeabi_dmul>
 8008382:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008386:	f7f7 ff91 	bl	80002ac <__adddf3>
 800838a:	4682      	mov	sl, r0
 800838c:	468b      	mov	fp, r1
 800838e:	e770      	b.n	8008272 <_strtod_l+0xa62>
 8008390:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008394:	e7e0      	b.n	8008358 <_strtod_l+0xb48>
 8008396:	a30e      	add	r3, pc, #56	@ (adr r3, 80083d0 <_strtod_l+0xbc0>)
 8008398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839c:	f7f8 fbae 	bl	8000afc <__aeabi_dcmplt>
 80083a0:	e798      	b.n	80082d4 <_strtod_l+0xac4>
 80083a2:	2300      	movs	r3, #0
 80083a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80083a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80083a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083aa:	6013      	str	r3, [r2, #0]
 80083ac:	f7ff ba6d 	b.w	800788a <_strtod_l+0x7a>
 80083b0:	2a65      	cmp	r2, #101	@ 0x65
 80083b2:	f43f ab68 	beq.w	8007a86 <_strtod_l+0x276>
 80083b6:	2a45      	cmp	r2, #69	@ 0x45
 80083b8:	f43f ab65 	beq.w	8007a86 <_strtod_l+0x276>
 80083bc:	2301      	movs	r3, #1
 80083be:	f7ff bba0 	b.w	8007b02 <_strtod_l+0x2f2>
 80083c2:	bf00      	nop
 80083c4:	f3af 8000 	nop.w
 80083c8:	ffc00000 	.word	0xffc00000
 80083cc:	41dfffff 	.word	0x41dfffff
 80083d0:	94a03595 	.word	0x94a03595
 80083d4:	3fcfffff 	.word	0x3fcfffff

080083d8 <_strtod_r>:
 80083d8:	4b01      	ldr	r3, [pc, #4]	@ (80083e0 <_strtod_r+0x8>)
 80083da:	f7ff ba19 	b.w	8007810 <_strtod_l>
 80083de:	bf00      	nop
 80083e0:	20000098 	.word	0x20000098

080083e4 <_strtol_l.isra.0>:
 80083e4:	2b24      	cmp	r3, #36	@ 0x24
 80083e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ea:	4686      	mov	lr, r0
 80083ec:	4690      	mov	r8, r2
 80083ee:	d801      	bhi.n	80083f4 <_strtol_l.isra.0+0x10>
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d106      	bne.n	8008402 <_strtol_l.isra.0+0x1e>
 80083f4:	f7fd fdb6 	bl	8005f64 <__errno>
 80083f8:	2316      	movs	r3, #22
 80083fa:	6003      	str	r3, [r0, #0]
 80083fc:	2000      	movs	r0, #0
 80083fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008402:	4834      	ldr	r0, [pc, #208]	@ (80084d4 <_strtol_l.isra.0+0xf0>)
 8008404:	460d      	mov	r5, r1
 8008406:	462a      	mov	r2, r5
 8008408:	f815 4b01 	ldrb.w	r4, [r5], #1
 800840c:	5d06      	ldrb	r6, [r0, r4]
 800840e:	f016 0608 	ands.w	r6, r6, #8
 8008412:	d1f8      	bne.n	8008406 <_strtol_l.isra.0+0x22>
 8008414:	2c2d      	cmp	r4, #45	@ 0x2d
 8008416:	d110      	bne.n	800843a <_strtol_l.isra.0+0x56>
 8008418:	782c      	ldrb	r4, [r5, #0]
 800841a:	2601      	movs	r6, #1
 800841c:	1c95      	adds	r5, r2, #2
 800841e:	f033 0210 	bics.w	r2, r3, #16
 8008422:	d115      	bne.n	8008450 <_strtol_l.isra.0+0x6c>
 8008424:	2c30      	cmp	r4, #48	@ 0x30
 8008426:	d10d      	bne.n	8008444 <_strtol_l.isra.0+0x60>
 8008428:	782a      	ldrb	r2, [r5, #0]
 800842a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800842e:	2a58      	cmp	r2, #88	@ 0x58
 8008430:	d108      	bne.n	8008444 <_strtol_l.isra.0+0x60>
 8008432:	786c      	ldrb	r4, [r5, #1]
 8008434:	3502      	adds	r5, #2
 8008436:	2310      	movs	r3, #16
 8008438:	e00a      	b.n	8008450 <_strtol_l.isra.0+0x6c>
 800843a:	2c2b      	cmp	r4, #43	@ 0x2b
 800843c:	bf04      	itt	eq
 800843e:	782c      	ldrbeq	r4, [r5, #0]
 8008440:	1c95      	addeq	r5, r2, #2
 8008442:	e7ec      	b.n	800841e <_strtol_l.isra.0+0x3a>
 8008444:	2b00      	cmp	r3, #0
 8008446:	d1f6      	bne.n	8008436 <_strtol_l.isra.0+0x52>
 8008448:	2c30      	cmp	r4, #48	@ 0x30
 800844a:	bf14      	ite	ne
 800844c:	230a      	movne	r3, #10
 800844e:	2308      	moveq	r3, #8
 8008450:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008454:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008458:	2200      	movs	r2, #0
 800845a:	fbbc f9f3 	udiv	r9, ip, r3
 800845e:	4610      	mov	r0, r2
 8008460:	fb03 ca19 	mls	sl, r3, r9, ip
 8008464:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008468:	2f09      	cmp	r7, #9
 800846a:	d80f      	bhi.n	800848c <_strtol_l.isra.0+0xa8>
 800846c:	463c      	mov	r4, r7
 800846e:	42a3      	cmp	r3, r4
 8008470:	dd1b      	ble.n	80084aa <_strtol_l.isra.0+0xc6>
 8008472:	1c57      	adds	r7, r2, #1
 8008474:	d007      	beq.n	8008486 <_strtol_l.isra.0+0xa2>
 8008476:	4581      	cmp	r9, r0
 8008478:	d314      	bcc.n	80084a4 <_strtol_l.isra.0+0xc0>
 800847a:	d101      	bne.n	8008480 <_strtol_l.isra.0+0x9c>
 800847c:	45a2      	cmp	sl, r4
 800847e:	db11      	blt.n	80084a4 <_strtol_l.isra.0+0xc0>
 8008480:	fb00 4003 	mla	r0, r0, r3, r4
 8008484:	2201      	movs	r2, #1
 8008486:	f815 4b01 	ldrb.w	r4, [r5], #1
 800848a:	e7eb      	b.n	8008464 <_strtol_l.isra.0+0x80>
 800848c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008490:	2f19      	cmp	r7, #25
 8008492:	d801      	bhi.n	8008498 <_strtol_l.isra.0+0xb4>
 8008494:	3c37      	subs	r4, #55	@ 0x37
 8008496:	e7ea      	b.n	800846e <_strtol_l.isra.0+0x8a>
 8008498:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800849c:	2f19      	cmp	r7, #25
 800849e:	d804      	bhi.n	80084aa <_strtol_l.isra.0+0xc6>
 80084a0:	3c57      	subs	r4, #87	@ 0x57
 80084a2:	e7e4      	b.n	800846e <_strtol_l.isra.0+0x8a>
 80084a4:	f04f 32ff 	mov.w	r2, #4294967295
 80084a8:	e7ed      	b.n	8008486 <_strtol_l.isra.0+0xa2>
 80084aa:	1c53      	adds	r3, r2, #1
 80084ac:	d108      	bne.n	80084c0 <_strtol_l.isra.0+0xdc>
 80084ae:	2322      	movs	r3, #34	@ 0x22
 80084b0:	f8ce 3000 	str.w	r3, [lr]
 80084b4:	4660      	mov	r0, ip
 80084b6:	f1b8 0f00 	cmp.w	r8, #0
 80084ba:	d0a0      	beq.n	80083fe <_strtol_l.isra.0+0x1a>
 80084bc:	1e69      	subs	r1, r5, #1
 80084be:	e006      	b.n	80084ce <_strtol_l.isra.0+0xea>
 80084c0:	b106      	cbz	r6, 80084c4 <_strtol_l.isra.0+0xe0>
 80084c2:	4240      	negs	r0, r0
 80084c4:	f1b8 0f00 	cmp.w	r8, #0
 80084c8:	d099      	beq.n	80083fe <_strtol_l.isra.0+0x1a>
 80084ca:	2a00      	cmp	r2, #0
 80084cc:	d1f6      	bne.n	80084bc <_strtol_l.isra.0+0xd8>
 80084ce:	f8c8 1000 	str.w	r1, [r8]
 80084d2:	e794      	b.n	80083fe <_strtol_l.isra.0+0x1a>
 80084d4:	08009af1 	.word	0x08009af1

080084d8 <_strtol_r>:
 80084d8:	f7ff bf84 	b.w	80083e4 <_strtol_l.isra.0>

080084dc <__ssputs_r>:
 80084dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084e0:	688e      	ldr	r6, [r1, #8]
 80084e2:	461f      	mov	r7, r3
 80084e4:	42be      	cmp	r6, r7
 80084e6:	680b      	ldr	r3, [r1, #0]
 80084e8:	4682      	mov	sl, r0
 80084ea:	460c      	mov	r4, r1
 80084ec:	4690      	mov	r8, r2
 80084ee:	d82d      	bhi.n	800854c <__ssputs_r+0x70>
 80084f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80084f8:	d026      	beq.n	8008548 <__ssputs_r+0x6c>
 80084fa:	6965      	ldr	r5, [r4, #20]
 80084fc:	6909      	ldr	r1, [r1, #16]
 80084fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008502:	eba3 0901 	sub.w	r9, r3, r1
 8008506:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800850a:	1c7b      	adds	r3, r7, #1
 800850c:	444b      	add	r3, r9
 800850e:	106d      	asrs	r5, r5, #1
 8008510:	429d      	cmp	r5, r3
 8008512:	bf38      	it	cc
 8008514:	461d      	movcc	r5, r3
 8008516:	0553      	lsls	r3, r2, #21
 8008518:	d527      	bpl.n	800856a <__ssputs_r+0x8e>
 800851a:	4629      	mov	r1, r5
 800851c:	f7fe fc24 	bl	8006d68 <_malloc_r>
 8008520:	4606      	mov	r6, r0
 8008522:	b360      	cbz	r0, 800857e <__ssputs_r+0xa2>
 8008524:	6921      	ldr	r1, [r4, #16]
 8008526:	464a      	mov	r2, r9
 8008528:	f000 fa18 	bl	800895c <memcpy>
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	6126      	str	r6, [r4, #16]
 800853a:	6165      	str	r5, [r4, #20]
 800853c:	444e      	add	r6, r9
 800853e:	eba5 0509 	sub.w	r5, r5, r9
 8008542:	6026      	str	r6, [r4, #0]
 8008544:	60a5      	str	r5, [r4, #8]
 8008546:	463e      	mov	r6, r7
 8008548:	42be      	cmp	r6, r7
 800854a:	d900      	bls.n	800854e <__ssputs_r+0x72>
 800854c:	463e      	mov	r6, r7
 800854e:	6820      	ldr	r0, [r4, #0]
 8008550:	4632      	mov	r2, r6
 8008552:	4641      	mov	r1, r8
 8008554:	f000 f9c6 	bl	80088e4 <memmove>
 8008558:	68a3      	ldr	r3, [r4, #8]
 800855a:	1b9b      	subs	r3, r3, r6
 800855c:	60a3      	str	r3, [r4, #8]
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	4433      	add	r3, r6
 8008562:	6023      	str	r3, [r4, #0]
 8008564:	2000      	movs	r0, #0
 8008566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800856a:	462a      	mov	r2, r5
 800856c:	f000 fd89 	bl	8009082 <_realloc_r>
 8008570:	4606      	mov	r6, r0
 8008572:	2800      	cmp	r0, #0
 8008574:	d1e0      	bne.n	8008538 <__ssputs_r+0x5c>
 8008576:	6921      	ldr	r1, [r4, #16]
 8008578:	4650      	mov	r0, sl
 800857a:	f7fe fb81 	bl	8006c80 <_free_r>
 800857e:	230c      	movs	r3, #12
 8008580:	f8ca 3000 	str.w	r3, [sl]
 8008584:	89a3      	ldrh	r3, [r4, #12]
 8008586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800858a:	81a3      	strh	r3, [r4, #12]
 800858c:	f04f 30ff 	mov.w	r0, #4294967295
 8008590:	e7e9      	b.n	8008566 <__ssputs_r+0x8a>
	...

08008594 <_svfiprintf_r>:
 8008594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008598:	4698      	mov	r8, r3
 800859a:	898b      	ldrh	r3, [r1, #12]
 800859c:	061b      	lsls	r3, r3, #24
 800859e:	b09d      	sub	sp, #116	@ 0x74
 80085a0:	4607      	mov	r7, r0
 80085a2:	460d      	mov	r5, r1
 80085a4:	4614      	mov	r4, r2
 80085a6:	d510      	bpl.n	80085ca <_svfiprintf_r+0x36>
 80085a8:	690b      	ldr	r3, [r1, #16]
 80085aa:	b973      	cbnz	r3, 80085ca <_svfiprintf_r+0x36>
 80085ac:	2140      	movs	r1, #64	@ 0x40
 80085ae:	f7fe fbdb 	bl	8006d68 <_malloc_r>
 80085b2:	6028      	str	r0, [r5, #0]
 80085b4:	6128      	str	r0, [r5, #16]
 80085b6:	b930      	cbnz	r0, 80085c6 <_svfiprintf_r+0x32>
 80085b8:	230c      	movs	r3, #12
 80085ba:	603b      	str	r3, [r7, #0]
 80085bc:	f04f 30ff 	mov.w	r0, #4294967295
 80085c0:	b01d      	add	sp, #116	@ 0x74
 80085c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c6:	2340      	movs	r3, #64	@ 0x40
 80085c8:	616b      	str	r3, [r5, #20]
 80085ca:	2300      	movs	r3, #0
 80085cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ce:	2320      	movs	r3, #32
 80085d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80085d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80085d8:	2330      	movs	r3, #48	@ 0x30
 80085da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008778 <_svfiprintf_r+0x1e4>
 80085de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085e2:	f04f 0901 	mov.w	r9, #1
 80085e6:	4623      	mov	r3, r4
 80085e8:	469a      	mov	sl, r3
 80085ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085ee:	b10a      	cbz	r2, 80085f4 <_svfiprintf_r+0x60>
 80085f0:	2a25      	cmp	r2, #37	@ 0x25
 80085f2:	d1f9      	bne.n	80085e8 <_svfiprintf_r+0x54>
 80085f4:	ebba 0b04 	subs.w	fp, sl, r4
 80085f8:	d00b      	beq.n	8008612 <_svfiprintf_r+0x7e>
 80085fa:	465b      	mov	r3, fp
 80085fc:	4622      	mov	r2, r4
 80085fe:	4629      	mov	r1, r5
 8008600:	4638      	mov	r0, r7
 8008602:	f7ff ff6b 	bl	80084dc <__ssputs_r>
 8008606:	3001      	adds	r0, #1
 8008608:	f000 80a7 	beq.w	800875a <_svfiprintf_r+0x1c6>
 800860c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800860e:	445a      	add	r2, fp
 8008610:	9209      	str	r2, [sp, #36]	@ 0x24
 8008612:	f89a 3000 	ldrb.w	r3, [sl]
 8008616:	2b00      	cmp	r3, #0
 8008618:	f000 809f 	beq.w	800875a <_svfiprintf_r+0x1c6>
 800861c:	2300      	movs	r3, #0
 800861e:	f04f 32ff 	mov.w	r2, #4294967295
 8008622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008626:	f10a 0a01 	add.w	sl, sl, #1
 800862a:	9304      	str	r3, [sp, #16]
 800862c:	9307      	str	r3, [sp, #28]
 800862e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008632:	931a      	str	r3, [sp, #104]	@ 0x68
 8008634:	4654      	mov	r4, sl
 8008636:	2205      	movs	r2, #5
 8008638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800863c:	484e      	ldr	r0, [pc, #312]	@ (8008778 <_svfiprintf_r+0x1e4>)
 800863e:	f7f7 fdd7 	bl	80001f0 <memchr>
 8008642:	9a04      	ldr	r2, [sp, #16]
 8008644:	b9d8      	cbnz	r0, 800867e <_svfiprintf_r+0xea>
 8008646:	06d0      	lsls	r0, r2, #27
 8008648:	bf44      	itt	mi
 800864a:	2320      	movmi	r3, #32
 800864c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008650:	0711      	lsls	r1, r2, #28
 8008652:	bf44      	itt	mi
 8008654:	232b      	movmi	r3, #43	@ 0x2b
 8008656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800865a:	f89a 3000 	ldrb.w	r3, [sl]
 800865e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008660:	d015      	beq.n	800868e <_svfiprintf_r+0xfa>
 8008662:	9a07      	ldr	r2, [sp, #28]
 8008664:	4654      	mov	r4, sl
 8008666:	2000      	movs	r0, #0
 8008668:	f04f 0c0a 	mov.w	ip, #10
 800866c:	4621      	mov	r1, r4
 800866e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008672:	3b30      	subs	r3, #48	@ 0x30
 8008674:	2b09      	cmp	r3, #9
 8008676:	d94b      	bls.n	8008710 <_svfiprintf_r+0x17c>
 8008678:	b1b0      	cbz	r0, 80086a8 <_svfiprintf_r+0x114>
 800867a:	9207      	str	r2, [sp, #28]
 800867c:	e014      	b.n	80086a8 <_svfiprintf_r+0x114>
 800867e:	eba0 0308 	sub.w	r3, r0, r8
 8008682:	fa09 f303 	lsl.w	r3, r9, r3
 8008686:	4313      	orrs	r3, r2
 8008688:	9304      	str	r3, [sp, #16]
 800868a:	46a2      	mov	sl, r4
 800868c:	e7d2      	b.n	8008634 <_svfiprintf_r+0xa0>
 800868e:	9b03      	ldr	r3, [sp, #12]
 8008690:	1d19      	adds	r1, r3, #4
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	9103      	str	r1, [sp, #12]
 8008696:	2b00      	cmp	r3, #0
 8008698:	bfbb      	ittet	lt
 800869a:	425b      	neglt	r3, r3
 800869c:	f042 0202 	orrlt.w	r2, r2, #2
 80086a0:	9307      	strge	r3, [sp, #28]
 80086a2:	9307      	strlt	r3, [sp, #28]
 80086a4:	bfb8      	it	lt
 80086a6:	9204      	strlt	r2, [sp, #16]
 80086a8:	7823      	ldrb	r3, [r4, #0]
 80086aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80086ac:	d10a      	bne.n	80086c4 <_svfiprintf_r+0x130>
 80086ae:	7863      	ldrb	r3, [r4, #1]
 80086b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80086b2:	d132      	bne.n	800871a <_svfiprintf_r+0x186>
 80086b4:	9b03      	ldr	r3, [sp, #12]
 80086b6:	1d1a      	adds	r2, r3, #4
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	9203      	str	r2, [sp, #12]
 80086bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80086c0:	3402      	adds	r4, #2
 80086c2:	9305      	str	r3, [sp, #20]
 80086c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008788 <_svfiprintf_r+0x1f4>
 80086c8:	7821      	ldrb	r1, [r4, #0]
 80086ca:	2203      	movs	r2, #3
 80086cc:	4650      	mov	r0, sl
 80086ce:	f7f7 fd8f 	bl	80001f0 <memchr>
 80086d2:	b138      	cbz	r0, 80086e4 <_svfiprintf_r+0x150>
 80086d4:	9b04      	ldr	r3, [sp, #16]
 80086d6:	eba0 000a 	sub.w	r0, r0, sl
 80086da:	2240      	movs	r2, #64	@ 0x40
 80086dc:	4082      	lsls	r2, r0
 80086de:	4313      	orrs	r3, r2
 80086e0:	3401      	adds	r4, #1
 80086e2:	9304      	str	r3, [sp, #16]
 80086e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086e8:	4824      	ldr	r0, [pc, #144]	@ (800877c <_svfiprintf_r+0x1e8>)
 80086ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086ee:	2206      	movs	r2, #6
 80086f0:	f7f7 fd7e 	bl	80001f0 <memchr>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d036      	beq.n	8008766 <_svfiprintf_r+0x1d2>
 80086f8:	4b21      	ldr	r3, [pc, #132]	@ (8008780 <_svfiprintf_r+0x1ec>)
 80086fa:	bb1b      	cbnz	r3, 8008744 <_svfiprintf_r+0x1b0>
 80086fc:	9b03      	ldr	r3, [sp, #12]
 80086fe:	3307      	adds	r3, #7
 8008700:	f023 0307 	bic.w	r3, r3, #7
 8008704:	3308      	adds	r3, #8
 8008706:	9303      	str	r3, [sp, #12]
 8008708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800870a:	4433      	add	r3, r6
 800870c:	9309      	str	r3, [sp, #36]	@ 0x24
 800870e:	e76a      	b.n	80085e6 <_svfiprintf_r+0x52>
 8008710:	fb0c 3202 	mla	r2, ip, r2, r3
 8008714:	460c      	mov	r4, r1
 8008716:	2001      	movs	r0, #1
 8008718:	e7a8      	b.n	800866c <_svfiprintf_r+0xd8>
 800871a:	2300      	movs	r3, #0
 800871c:	3401      	adds	r4, #1
 800871e:	9305      	str	r3, [sp, #20]
 8008720:	4619      	mov	r1, r3
 8008722:	f04f 0c0a 	mov.w	ip, #10
 8008726:	4620      	mov	r0, r4
 8008728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800872c:	3a30      	subs	r2, #48	@ 0x30
 800872e:	2a09      	cmp	r2, #9
 8008730:	d903      	bls.n	800873a <_svfiprintf_r+0x1a6>
 8008732:	2b00      	cmp	r3, #0
 8008734:	d0c6      	beq.n	80086c4 <_svfiprintf_r+0x130>
 8008736:	9105      	str	r1, [sp, #20]
 8008738:	e7c4      	b.n	80086c4 <_svfiprintf_r+0x130>
 800873a:	fb0c 2101 	mla	r1, ip, r1, r2
 800873e:	4604      	mov	r4, r0
 8008740:	2301      	movs	r3, #1
 8008742:	e7f0      	b.n	8008726 <_svfiprintf_r+0x192>
 8008744:	ab03      	add	r3, sp, #12
 8008746:	9300      	str	r3, [sp, #0]
 8008748:	462a      	mov	r2, r5
 800874a:	4b0e      	ldr	r3, [pc, #56]	@ (8008784 <_svfiprintf_r+0x1f0>)
 800874c:	a904      	add	r1, sp, #16
 800874e:	4638      	mov	r0, r7
 8008750:	f7fc fcca 	bl	80050e8 <_printf_float>
 8008754:	1c42      	adds	r2, r0, #1
 8008756:	4606      	mov	r6, r0
 8008758:	d1d6      	bne.n	8008708 <_svfiprintf_r+0x174>
 800875a:	89ab      	ldrh	r3, [r5, #12]
 800875c:	065b      	lsls	r3, r3, #25
 800875e:	f53f af2d 	bmi.w	80085bc <_svfiprintf_r+0x28>
 8008762:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008764:	e72c      	b.n	80085c0 <_svfiprintf_r+0x2c>
 8008766:	ab03      	add	r3, sp, #12
 8008768:	9300      	str	r3, [sp, #0]
 800876a:	462a      	mov	r2, r5
 800876c:	4b05      	ldr	r3, [pc, #20]	@ (8008784 <_svfiprintf_r+0x1f0>)
 800876e:	a904      	add	r1, sp, #16
 8008770:	4638      	mov	r0, r7
 8008772:	f7fc ff51 	bl	8005618 <_printf_i>
 8008776:	e7ed      	b.n	8008754 <_svfiprintf_r+0x1c0>
 8008778:	080098ed 	.word	0x080098ed
 800877c:	080098f7 	.word	0x080098f7
 8008780:	080050e9 	.word	0x080050e9
 8008784:	080084dd 	.word	0x080084dd
 8008788:	080098f3 	.word	0x080098f3

0800878c <__sflush_r>:
 800878c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008794:	0716      	lsls	r6, r2, #28
 8008796:	4605      	mov	r5, r0
 8008798:	460c      	mov	r4, r1
 800879a:	d454      	bmi.n	8008846 <__sflush_r+0xba>
 800879c:	684b      	ldr	r3, [r1, #4]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	dc02      	bgt.n	80087a8 <__sflush_r+0x1c>
 80087a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	dd48      	ble.n	800883a <__sflush_r+0xae>
 80087a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087aa:	2e00      	cmp	r6, #0
 80087ac:	d045      	beq.n	800883a <__sflush_r+0xae>
 80087ae:	2300      	movs	r3, #0
 80087b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087b4:	682f      	ldr	r7, [r5, #0]
 80087b6:	6a21      	ldr	r1, [r4, #32]
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	d030      	beq.n	800881e <__sflush_r+0x92>
 80087bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	0759      	lsls	r1, r3, #29
 80087c2:	d505      	bpl.n	80087d0 <__sflush_r+0x44>
 80087c4:	6863      	ldr	r3, [r4, #4]
 80087c6:	1ad2      	subs	r2, r2, r3
 80087c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80087ca:	b10b      	cbz	r3, 80087d0 <__sflush_r+0x44>
 80087cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80087ce:	1ad2      	subs	r2, r2, r3
 80087d0:	2300      	movs	r3, #0
 80087d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087d4:	6a21      	ldr	r1, [r4, #32]
 80087d6:	4628      	mov	r0, r5
 80087d8:	47b0      	blx	r6
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	89a3      	ldrh	r3, [r4, #12]
 80087de:	d106      	bne.n	80087ee <__sflush_r+0x62>
 80087e0:	6829      	ldr	r1, [r5, #0]
 80087e2:	291d      	cmp	r1, #29
 80087e4:	d82b      	bhi.n	800883e <__sflush_r+0xb2>
 80087e6:	4a2a      	ldr	r2, [pc, #168]	@ (8008890 <__sflush_r+0x104>)
 80087e8:	40ca      	lsrs	r2, r1
 80087ea:	07d6      	lsls	r6, r2, #31
 80087ec:	d527      	bpl.n	800883e <__sflush_r+0xb2>
 80087ee:	2200      	movs	r2, #0
 80087f0:	6062      	str	r2, [r4, #4]
 80087f2:	04d9      	lsls	r1, r3, #19
 80087f4:	6922      	ldr	r2, [r4, #16]
 80087f6:	6022      	str	r2, [r4, #0]
 80087f8:	d504      	bpl.n	8008804 <__sflush_r+0x78>
 80087fa:	1c42      	adds	r2, r0, #1
 80087fc:	d101      	bne.n	8008802 <__sflush_r+0x76>
 80087fe:	682b      	ldr	r3, [r5, #0]
 8008800:	b903      	cbnz	r3, 8008804 <__sflush_r+0x78>
 8008802:	6560      	str	r0, [r4, #84]	@ 0x54
 8008804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008806:	602f      	str	r7, [r5, #0]
 8008808:	b1b9      	cbz	r1, 800883a <__sflush_r+0xae>
 800880a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800880e:	4299      	cmp	r1, r3
 8008810:	d002      	beq.n	8008818 <__sflush_r+0x8c>
 8008812:	4628      	mov	r0, r5
 8008814:	f7fe fa34 	bl	8006c80 <_free_r>
 8008818:	2300      	movs	r3, #0
 800881a:	6363      	str	r3, [r4, #52]	@ 0x34
 800881c:	e00d      	b.n	800883a <__sflush_r+0xae>
 800881e:	2301      	movs	r3, #1
 8008820:	4628      	mov	r0, r5
 8008822:	47b0      	blx	r6
 8008824:	4602      	mov	r2, r0
 8008826:	1c50      	adds	r0, r2, #1
 8008828:	d1c9      	bne.n	80087be <__sflush_r+0x32>
 800882a:	682b      	ldr	r3, [r5, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d0c6      	beq.n	80087be <__sflush_r+0x32>
 8008830:	2b1d      	cmp	r3, #29
 8008832:	d001      	beq.n	8008838 <__sflush_r+0xac>
 8008834:	2b16      	cmp	r3, #22
 8008836:	d11e      	bne.n	8008876 <__sflush_r+0xea>
 8008838:	602f      	str	r7, [r5, #0]
 800883a:	2000      	movs	r0, #0
 800883c:	e022      	b.n	8008884 <__sflush_r+0xf8>
 800883e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008842:	b21b      	sxth	r3, r3
 8008844:	e01b      	b.n	800887e <__sflush_r+0xf2>
 8008846:	690f      	ldr	r7, [r1, #16]
 8008848:	2f00      	cmp	r7, #0
 800884a:	d0f6      	beq.n	800883a <__sflush_r+0xae>
 800884c:	0793      	lsls	r3, r2, #30
 800884e:	680e      	ldr	r6, [r1, #0]
 8008850:	bf08      	it	eq
 8008852:	694b      	ldreq	r3, [r1, #20]
 8008854:	600f      	str	r7, [r1, #0]
 8008856:	bf18      	it	ne
 8008858:	2300      	movne	r3, #0
 800885a:	eba6 0807 	sub.w	r8, r6, r7
 800885e:	608b      	str	r3, [r1, #8]
 8008860:	f1b8 0f00 	cmp.w	r8, #0
 8008864:	dde9      	ble.n	800883a <__sflush_r+0xae>
 8008866:	6a21      	ldr	r1, [r4, #32]
 8008868:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800886a:	4643      	mov	r3, r8
 800886c:	463a      	mov	r2, r7
 800886e:	4628      	mov	r0, r5
 8008870:	47b0      	blx	r6
 8008872:	2800      	cmp	r0, #0
 8008874:	dc08      	bgt.n	8008888 <__sflush_r+0xfc>
 8008876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800887a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800887e:	81a3      	strh	r3, [r4, #12]
 8008880:	f04f 30ff 	mov.w	r0, #4294967295
 8008884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008888:	4407      	add	r7, r0
 800888a:	eba8 0800 	sub.w	r8, r8, r0
 800888e:	e7e7      	b.n	8008860 <__sflush_r+0xd4>
 8008890:	20400001 	.word	0x20400001

08008894 <_fflush_r>:
 8008894:	b538      	push	{r3, r4, r5, lr}
 8008896:	690b      	ldr	r3, [r1, #16]
 8008898:	4605      	mov	r5, r0
 800889a:	460c      	mov	r4, r1
 800889c:	b913      	cbnz	r3, 80088a4 <_fflush_r+0x10>
 800889e:	2500      	movs	r5, #0
 80088a0:	4628      	mov	r0, r5
 80088a2:	bd38      	pop	{r3, r4, r5, pc}
 80088a4:	b118      	cbz	r0, 80088ae <_fflush_r+0x1a>
 80088a6:	6a03      	ldr	r3, [r0, #32]
 80088a8:	b90b      	cbnz	r3, 80088ae <_fflush_r+0x1a>
 80088aa:	f7fd fa6d 	bl	8005d88 <__sinit>
 80088ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d0f3      	beq.n	800889e <_fflush_r+0xa>
 80088b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088b8:	07d0      	lsls	r0, r2, #31
 80088ba:	d404      	bmi.n	80088c6 <_fflush_r+0x32>
 80088bc:	0599      	lsls	r1, r3, #22
 80088be:	d402      	bmi.n	80088c6 <_fflush_r+0x32>
 80088c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088c2:	f7fd fb7a 	bl	8005fba <__retarget_lock_acquire_recursive>
 80088c6:	4628      	mov	r0, r5
 80088c8:	4621      	mov	r1, r4
 80088ca:	f7ff ff5f 	bl	800878c <__sflush_r>
 80088ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088d0:	07da      	lsls	r2, r3, #31
 80088d2:	4605      	mov	r5, r0
 80088d4:	d4e4      	bmi.n	80088a0 <_fflush_r+0xc>
 80088d6:	89a3      	ldrh	r3, [r4, #12]
 80088d8:	059b      	lsls	r3, r3, #22
 80088da:	d4e1      	bmi.n	80088a0 <_fflush_r+0xc>
 80088dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088de:	f7fd fb6d 	bl	8005fbc <__retarget_lock_release_recursive>
 80088e2:	e7dd      	b.n	80088a0 <_fflush_r+0xc>

080088e4 <memmove>:
 80088e4:	4288      	cmp	r0, r1
 80088e6:	b510      	push	{r4, lr}
 80088e8:	eb01 0402 	add.w	r4, r1, r2
 80088ec:	d902      	bls.n	80088f4 <memmove+0x10>
 80088ee:	4284      	cmp	r4, r0
 80088f0:	4623      	mov	r3, r4
 80088f2:	d807      	bhi.n	8008904 <memmove+0x20>
 80088f4:	1e43      	subs	r3, r0, #1
 80088f6:	42a1      	cmp	r1, r4
 80088f8:	d008      	beq.n	800890c <memmove+0x28>
 80088fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008902:	e7f8      	b.n	80088f6 <memmove+0x12>
 8008904:	4402      	add	r2, r0
 8008906:	4601      	mov	r1, r0
 8008908:	428a      	cmp	r2, r1
 800890a:	d100      	bne.n	800890e <memmove+0x2a>
 800890c:	bd10      	pop	{r4, pc}
 800890e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008916:	e7f7      	b.n	8008908 <memmove+0x24>

08008918 <strncmp>:
 8008918:	b510      	push	{r4, lr}
 800891a:	b16a      	cbz	r2, 8008938 <strncmp+0x20>
 800891c:	3901      	subs	r1, #1
 800891e:	1884      	adds	r4, r0, r2
 8008920:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008924:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008928:	429a      	cmp	r2, r3
 800892a:	d103      	bne.n	8008934 <strncmp+0x1c>
 800892c:	42a0      	cmp	r0, r4
 800892e:	d001      	beq.n	8008934 <strncmp+0x1c>
 8008930:	2a00      	cmp	r2, #0
 8008932:	d1f5      	bne.n	8008920 <strncmp+0x8>
 8008934:	1ad0      	subs	r0, r2, r3
 8008936:	bd10      	pop	{r4, pc}
 8008938:	4610      	mov	r0, r2
 800893a:	e7fc      	b.n	8008936 <strncmp+0x1e>

0800893c <_sbrk_r>:
 800893c:	b538      	push	{r3, r4, r5, lr}
 800893e:	4d06      	ldr	r5, [pc, #24]	@ (8008958 <_sbrk_r+0x1c>)
 8008940:	2300      	movs	r3, #0
 8008942:	4604      	mov	r4, r0
 8008944:	4608      	mov	r0, r1
 8008946:	602b      	str	r3, [r5, #0]
 8008948:	f7f9 fcf6 	bl	8002338 <_sbrk>
 800894c:	1c43      	adds	r3, r0, #1
 800894e:	d102      	bne.n	8008956 <_sbrk_r+0x1a>
 8008950:	682b      	ldr	r3, [r5, #0]
 8008952:	b103      	cbz	r3, 8008956 <_sbrk_r+0x1a>
 8008954:	6023      	str	r3, [r4, #0]
 8008956:	bd38      	pop	{r3, r4, r5, pc}
 8008958:	20000474 	.word	0x20000474

0800895c <memcpy>:
 800895c:	440a      	add	r2, r1
 800895e:	4291      	cmp	r1, r2
 8008960:	f100 33ff 	add.w	r3, r0, #4294967295
 8008964:	d100      	bne.n	8008968 <memcpy+0xc>
 8008966:	4770      	bx	lr
 8008968:	b510      	push	{r4, lr}
 800896a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800896e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008972:	4291      	cmp	r1, r2
 8008974:	d1f9      	bne.n	800896a <memcpy+0xe>
 8008976:	bd10      	pop	{r4, pc}

08008978 <nan>:
 8008978:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008980 <nan+0x8>
 800897c:	4770      	bx	lr
 800897e:	bf00      	nop
 8008980:	00000000 	.word	0x00000000
 8008984:	7ff80000 	.word	0x7ff80000

08008988 <__assert_func>:
 8008988:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800898a:	4614      	mov	r4, r2
 800898c:	461a      	mov	r2, r3
 800898e:	4b09      	ldr	r3, [pc, #36]	@ (80089b4 <__assert_func+0x2c>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4605      	mov	r5, r0
 8008994:	68d8      	ldr	r0, [r3, #12]
 8008996:	b14c      	cbz	r4, 80089ac <__assert_func+0x24>
 8008998:	4b07      	ldr	r3, [pc, #28]	@ (80089b8 <__assert_func+0x30>)
 800899a:	9100      	str	r1, [sp, #0]
 800899c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089a0:	4906      	ldr	r1, [pc, #24]	@ (80089bc <__assert_func+0x34>)
 80089a2:	462b      	mov	r3, r5
 80089a4:	f000 fba8 	bl	80090f8 <fiprintf>
 80089a8:	f000 fbb8 	bl	800911c <abort>
 80089ac:	4b04      	ldr	r3, [pc, #16]	@ (80089c0 <__assert_func+0x38>)
 80089ae:	461c      	mov	r4, r3
 80089b0:	e7f3      	b.n	800899a <__assert_func+0x12>
 80089b2:	bf00      	nop
 80089b4:	20000048 	.word	0x20000048
 80089b8:	08009906 	.word	0x08009906
 80089bc:	08009913 	.word	0x08009913
 80089c0:	08009941 	.word	0x08009941

080089c4 <_calloc_r>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	fba1 5402 	umull	r5, r4, r1, r2
 80089ca:	b934      	cbnz	r4, 80089da <_calloc_r+0x16>
 80089cc:	4629      	mov	r1, r5
 80089ce:	f7fe f9cb 	bl	8006d68 <_malloc_r>
 80089d2:	4606      	mov	r6, r0
 80089d4:	b928      	cbnz	r0, 80089e2 <_calloc_r+0x1e>
 80089d6:	4630      	mov	r0, r6
 80089d8:	bd70      	pop	{r4, r5, r6, pc}
 80089da:	220c      	movs	r2, #12
 80089dc:	6002      	str	r2, [r0, #0]
 80089de:	2600      	movs	r6, #0
 80089e0:	e7f9      	b.n	80089d6 <_calloc_r+0x12>
 80089e2:	462a      	mov	r2, r5
 80089e4:	4621      	mov	r1, r4
 80089e6:	f7fd fa6a 	bl	8005ebe <memset>
 80089ea:	e7f4      	b.n	80089d6 <_calloc_r+0x12>

080089ec <rshift>:
 80089ec:	6903      	ldr	r3, [r0, #16]
 80089ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80089f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80089fa:	f100 0414 	add.w	r4, r0, #20
 80089fe:	dd45      	ble.n	8008a8c <rshift+0xa0>
 8008a00:	f011 011f 	ands.w	r1, r1, #31
 8008a04:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a08:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a0c:	d10c      	bne.n	8008a28 <rshift+0x3c>
 8008a0e:	f100 0710 	add.w	r7, r0, #16
 8008a12:	4629      	mov	r1, r5
 8008a14:	42b1      	cmp	r1, r6
 8008a16:	d334      	bcc.n	8008a82 <rshift+0x96>
 8008a18:	1a9b      	subs	r3, r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	1eea      	subs	r2, r5, #3
 8008a1e:	4296      	cmp	r6, r2
 8008a20:	bf38      	it	cc
 8008a22:	2300      	movcc	r3, #0
 8008a24:	4423      	add	r3, r4
 8008a26:	e015      	b.n	8008a54 <rshift+0x68>
 8008a28:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008a2c:	f1c1 0820 	rsb	r8, r1, #32
 8008a30:	40cf      	lsrs	r7, r1
 8008a32:	f105 0e04 	add.w	lr, r5, #4
 8008a36:	46a1      	mov	r9, r4
 8008a38:	4576      	cmp	r6, lr
 8008a3a:	46f4      	mov	ip, lr
 8008a3c:	d815      	bhi.n	8008a6a <rshift+0x7e>
 8008a3e:	1a9a      	subs	r2, r3, r2
 8008a40:	0092      	lsls	r2, r2, #2
 8008a42:	3a04      	subs	r2, #4
 8008a44:	3501      	adds	r5, #1
 8008a46:	42ae      	cmp	r6, r5
 8008a48:	bf38      	it	cc
 8008a4a:	2200      	movcc	r2, #0
 8008a4c:	18a3      	adds	r3, r4, r2
 8008a4e:	50a7      	str	r7, [r4, r2]
 8008a50:	b107      	cbz	r7, 8008a54 <rshift+0x68>
 8008a52:	3304      	adds	r3, #4
 8008a54:	1b1a      	subs	r2, r3, r4
 8008a56:	42a3      	cmp	r3, r4
 8008a58:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008a5c:	bf08      	it	eq
 8008a5e:	2300      	moveq	r3, #0
 8008a60:	6102      	str	r2, [r0, #16]
 8008a62:	bf08      	it	eq
 8008a64:	6143      	streq	r3, [r0, #20]
 8008a66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a6a:	f8dc c000 	ldr.w	ip, [ip]
 8008a6e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008a72:	ea4c 0707 	orr.w	r7, ip, r7
 8008a76:	f849 7b04 	str.w	r7, [r9], #4
 8008a7a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a7e:	40cf      	lsrs	r7, r1
 8008a80:	e7da      	b.n	8008a38 <rshift+0x4c>
 8008a82:	f851 cb04 	ldr.w	ip, [r1], #4
 8008a86:	f847 cf04 	str.w	ip, [r7, #4]!
 8008a8a:	e7c3      	b.n	8008a14 <rshift+0x28>
 8008a8c:	4623      	mov	r3, r4
 8008a8e:	e7e1      	b.n	8008a54 <rshift+0x68>

08008a90 <__hexdig_fun>:
 8008a90:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008a94:	2b09      	cmp	r3, #9
 8008a96:	d802      	bhi.n	8008a9e <__hexdig_fun+0xe>
 8008a98:	3820      	subs	r0, #32
 8008a9a:	b2c0      	uxtb	r0, r0
 8008a9c:	4770      	bx	lr
 8008a9e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008aa2:	2b05      	cmp	r3, #5
 8008aa4:	d801      	bhi.n	8008aaa <__hexdig_fun+0x1a>
 8008aa6:	3847      	subs	r0, #71	@ 0x47
 8008aa8:	e7f7      	b.n	8008a9a <__hexdig_fun+0xa>
 8008aaa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008aae:	2b05      	cmp	r3, #5
 8008ab0:	d801      	bhi.n	8008ab6 <__hexdig_fun+0x26>
 8008ab2:	3827      	subs	r0, #39	@ 0x27
 8008ab4:	e7f1      	b.n	8008a9a <__hexdig_fun+0xa>
 8008ab6:	2000      	movs	r0, #0
 8008ab8:	4770      	bx	lr
	...

08008abc <__gethex>:
 8008abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac0:	b085      	sub	sp, #20
 8008ac2:	468a      	mov	sl, r1
 8008ac4:	9302      	str	r3, [sp, #8]
 8008ac6:	680b      	ldr	r3, [r1, #0]
 8008ac8:	9001      	str	r0, [sp, #4]
 8008aca:	4690      	mov	r8, r2
 8008acc:	1c9c      	adds	r4, r3, #2
 8008ace:	46a1      	mov	r9, r4
 8008ad0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008ad4:	2830      	cmp	r0, #48	@ 0x30
 8008ad6:	d0fa      	beq.n	8008ace <__gethex+0x12>
 8008ad8:	eba9 0303 	sub.w	r3, r9, r3
 8008adc:	f1a3 0b02 	sub.w	fp, r3, #2
 8008ae0:	f7ff ffd6 	bl	8008a90 <__hexdig_fun>
 8008ae4:	4605      	mov	r5, r0
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	d168      	bne.n	8008bbc <__gethex+0x100>
 8008aea:	49a0      	ldr	r1, [pc, #640]	@ (8008d6c <__gethex+0x2b0>)
 8008aec:	2201      	movs	r2, #1
 8008aee:	4648      	mov	r0, r9
 8008af0:	f7ff ff12 	bl	8008918 <strncmp>
 8008af4:	4607      	mov	r7, r0
 8008af6:	2800      	cmp	r0, #0
 8008af8:	d167      	bne.n	8008bca <__gethex+0x10e>
 8008afa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008afe:	4626      	mov	r6, r4
 8008b00:	f7ff ffc6 	bl	8008a90 <__hexdig_fun>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d062      	beq.n	8008bce <__gethex+0x112>
 8008b08:	4623      	mov	r3, r4
 8008b0a:	7818      	ldrb	r0, [r3, #0]
 8008b0c:	2830      	cmp	r0, #48	@ 0x30
 8008b0e:	4699      	mov	r9, r3
 8008b10:	f103 0301 	add.w	r3, r3, #1
 8008b14:	d0f9      	beq.n	8008b0a <__gethex+0x4e>
 8008b16:	f7ff ffbb 	bl	8008a90 <__hexdig_fun>
 8008b1a:	fab0 f580 	clz	r5, r0
 8008b1e:	096d      	lsrs	r5, r5, #5
 8008b20:	f04f 0b01 	mov.w	fp, #1
 8008b24:	464a      	mov	r2, r9
 8008b26:	4616      	mov	r6, r2
 8008b28:	3201      	adds	r2, #1
 8008b2a:	7830      	ldrb	r0, [r6, #0]
 8008b2c:	f7ff ffb0 	bl	8008a90 <__hexdig_fun>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	d1f8      	bne.n	8008b26 <__gethex+0x6a>
 8008b34:	498d      	ldr	r1, [pc, #564]	@ (8008d6c <__gethex+0x2b0>)
 8008b36:	2201      	movs	r2, #1
 8008b38:	4630      	mov	r0, r6
 8008b3a:	f7ff feed 	bl	8008918 <strncmp>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d13f      	bne.n	8008bc2 <__gethex+0x106>
 8008b42:	b944      	cbnz	r4, 8008b56 <__gethex+0x9a>
 8008b44:	1c74      	adds	r4, r6, #1
 8008b46:	4622      	mov	r2, r4
 8008b48:	4616      	mov	r6, r2
 8008b4a:	3201      	adds	r2, #1
 8008b4c:	7830      	ldrb	r0, [r6, #0]
 8008b4e:	f7ff ff9f 	bl	8008a90 <__hexdig_fun>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	d1f8      	bne.n	8008b48 <__gethex+0x8c>
 8008b56:	1ba4      	subs	r4, r4, r6
 8008b58:	00a7      	lsls	r7, r4, #2
 8008b5a:	7833      	ldrb	r3, [r6, #0]
 8008b5c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008b60:	2b50      	cmp	r3, #80	@ 0x50
 8008b62:	d13e      	bne.n	8008be2 <__gethex+0x126>
 8008b64:	7873      	ldrb	r3, [r6, #1]
 8008b66:	2b2b      	cmp	r3, #43	@ 0x2b
 8008b68:	d033      	beq.n	8008bd2 <__gethex+0x116>
 8008b6a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008b6c:	d034      	beq.n	8008bd8 <__gethex+0x11c>
 8008b6e:	1c71      	adds	r1, r6, #1
 8008b70:	2400      	movs	r4, #0
 8008b72:	7808      	ldrb	r0, [r1, #0]
 8008b74:	f7ff ff8c 	bl	8008a90 <__hexdig_fun>
 8008b78:	1e43      	subs	r3, r0, #1
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	2b18      	cmp	r3, #24
 8008b7e:	d830      	bhi.n	8008be2 <__gethex+0x126>
 8008b80:	f1a0 0210 	sub.w	r2, r0, #16
 8008b84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b88:	f7ff ff82 	bl	8008a90 <__hexdig_fun>
 8008b8c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008b90:	fa5f fc8c 	uxtb.w	ip, ip
 8008b94:	f1bc 0f18 	cmp.w	ip, #24
 8008b98:	f04f 030a 	mov.w	r3, #10
 8008b9c:	d91e      	bls.n	8008bdc <__gethex+0x120>
 8008b9e:	b104      	cbz	r4, 8008ba2 <__gethex+0xe6>
 8008ba0:	4252      	negs	r2, r2
 8008ba2:	4417      	add	r7, r2
 8008ba4:	f8ca 1000 	str.w	r1, [sl]
 8008ba8:	b1ed      	cbz	r5, 8008be6 <__gethex+0x12a>
 8008baa:	f1bb 0f00 	cmp.w	fp, #0
 8008bae:	bf0c      	ite	eq
 8008bb0:	2506      	moveq	r5, #6
 8008bb2:	2500      	movne	r5, #0
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	b005      	add	sp, #20
 8008bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bbc:	2500      	movs	r5, #0
 8008bbe:	462c      	mov	r4, r5
 8008bc0:	e7b0      	b.n	8008b24 <__gethex+0x68>
 8008bc2:	2c00      	cmp	r4, #0
 8008bc4:	d1c7      	bne.n	8008b56 <__gethex+0x9a>
 8008bc6:	4627      	mov	r7, r4
 8008bc8:	e7c7      	b.n	8008b5a <__gethex+0x9e>
 8008bca:	464e      	mov	r6, r9
 8008bcc:	462f      	mov	r7, r5
 8008bce:	2501      	movs	r5, #1
 8008bd0:	e7c3      	b.n	8008b5a <__gethex+0x9e>
 8008bd2:	2400      	movs	r4, #0
 8008bd4:	1cb1      	adds	r1, r6, #2
 8008bd6:	e7cc      	b.n	8008b72 <__gethex+0xb6>
 8008bd8:	2401      	movs	r4, #1
 8008bda:	e7fb      	b.n	8008bd4 <__gethex+0x118>
 8008bdc:	fb03 0002 	mla	r0, r3, r2, r0
 8008be0:	e7ce      	b.n	8008b80 <__gethex+0xc4>
 8008be2:	4631      	mov	r1, r6
 8008be4:	e7de      	b.n	8008ba4 <__gethex+0xe8>
 8008be6:	eba6 0309 	sub.w	r3, r6, r9
 8008bea:	3b01      	subs	r3, #1
 8008bec:	4629      	mov	r1, r5
 8008bee:	2b07      	cmp	r3, #7
 8008bf0:	dc0a      	bgt.n	8008c08 <__gethex+0x14c>
 8008bf2:	9801      	ldr	r0, [sp, #4]
 8008bf4:	f7fe f944 	bl	8006e80 <_Balloc>
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	b940      	cbnz	r0, 8008c0e <__gethex+0x152>
 8008bfc:	4b5c      	ldr	r3, [pc, #368]	@ (8008d70 <__gethex+0x2b4>)
 8008bfe:	4602      	mov	r2, r0
 8008c00:	21e4      	movs	r1, #228	@ 0xe4
 8008c02:	485c      	ldr	r0, [pc, #368]	@ (8008d74 <__gethex+0x2b8>)
 8008c04:	f7ff fec0 	bl	8008988 <__assert_func>
 8008c08:	3101      	adds	r1, #1
 8008c0a:	105b      	asrs	r3, r3, #1
 8008c0c:	e7ef      	b.n	8008bee <__gethex+0x132>
 8008c0e:	f100 0a14 	add.w	sl, r0, #20
 8008c12:	2300      	movs	r3, #0
 8008c14:	4655      	mov	r5, sl
 8008c16:	469b      	mov	fp, r3
 8008c18:	45b1      	cmp	r9, r6
 8008c1a:	d337      	bcc.n	8008c8c <__gethex+0x1d0>
 8008c1c:	f845 bb04 	str.w	fp, [r5], #4
 8008c20:	eba5 050a 	sub.w	r5, r5, sl
 8008c24:	10ad      	asrs	r5, r5, #2
 8008c26:	6125      	str	r5, [r4, #16]
 8008c28:	4658      	mov	r0, fp
 8008c2a:	f7fe fa1b 	bl	8007064 <__hi0bits>
 8008c2e:	016d      	lsls	r5, r5, #5
 8008c30:	f8d8 6000 	ldr.w	r6, [r8]
 8008c34:	1a2d      	subs	r5, r5, r0
 8008c36:	42b5      	cmp	r5, r6
 8008c38:	dd54      	ble.n	8008ce4 <__gethex+0x228>
 8008c3a:	1bad      	subs	r5, r5, r6
 8008c3c:	4629      	mov	r1, r5
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f7fe fda7 	bl	8007792 <__any_on>
 8008c44:	4681      	mov	r9, r0
 8008c46:	b178      	cbz	r0, 8008c68 <__gethex+0x1ac>
 8008c48:	1e6b      	subs	r3, r5, #1
 8008c4a:	1159      	asrs	r1, r3, #5
 8008c4c:	f003 021f 	and.w	r2, r3, #31
 8008c50:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008c54:	f04f 0901 	mov.w	r9, #1
 8008c58:	fa09 f202 	lsl.w	r2, r9, r2
 8008c5c:	420a      	tst	r2, r1
 8008c5e:	d003      	beq.n	8008c68 <__gethex+0x1ac>
 8008c60:	454b      	cmp	r3, r9
 8008c62:	dc36      	bgt.n	8008cd2 <__gethex+0x216>
 8008c64:	f04f 0902 	mov.w	r9, #2
 8008c68:	4629      	mov	r1, r5
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f7ff febe 	bl	80089ec <rshift>
 8008c70:	442f      	add	r7, r5
 8008c72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c76:	42bb      	cmp	r3, r7
 8008c78:	da42      	bge.n	8008d00 <__gethex+0x244>
 8008c7a:	9801      	ldr	r0, [sp, #4]
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	f7fe f93f 	bl	8006f00 <_Bfree>
 8008c82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c84:	2300      	movs	r3, #0
 8008c86:	6013      	str	r3, [r2, #0]
 8008c88:	25a3      	movs	r5, #163	@ 0xa3
 8008c8a:	e793      	b.n	8008bb4 <__gethex+0xf8>
 8008c8c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008c90:	2a2e      	cmp	r2, #46	@ 0x2e
 8008c92:	d012      	beq.n	8008cba <__gethex+0x1fe>
 8008c94:	2b20      	cmp	r3, #32
 8008c96:	d104      	bne.n	8008ca2 <__gethex+0x1e6>
 8008c98:	f845 bb04 	str.w	fp, [r5], #4
 8008c9c:	f04f 0b00 	mov.w	fp, #0
 8008ca0:	465b      	mov	r3, fp
 8008ca2:	7830      	ldrb	r0, [r6, #0]
 8008ca4:	9303      	str	r3, [sp, #12]
 8008ca6:	f7ff fef3 	bl	8008a90 <__hexdig_fun>
 8008caa:	9b03      	ldr	r3, [sp, #12]
 8008cac:	f000 000f 	and.w	r0, r0, #15
 8008cb0:	4098      	lsls	r0, r3
 8008cb2:	ea4b 0b00 	orr.w	fp, fp, r0
 8008cb6:	3304      	adds	r3, #4
 8008cb8:	e7ae      	b.n	8008c18 <__gethex+0x15c>
 8008cba:	45b1      	cmp	r9, r6
 8008cbc:	d8ea      	bhi.n	8008c94 <__gethex+0x1d8>
 8008cbe:	492b      	ldr	r1, [pc, #172]	@ (8008d6c <__gethex+0x2b0>)
 8008cc0:	9303      	str	r3, [sp, #12]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	f7ff fe27 	bl	8008918 <strncmp>
 8008cca:	9b03      	ldr	r3, [sp, #12]
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	d1e1      	bne.n	8008c94 <__gethex+0x1d8>
 8008cd0:	e7a2      	b.n	8008c18 <__gethex+0x15c>
 8008cd2:	1ea9      	subs	r1, r5, #2
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f7fe fd5c 	bl	8007792 <__any_on>
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	d0c2      	beq.n	8008c64 <__gethex+0x1a8>
 8008cde:	f04f 0903 	mov.w	r9, #3
 8008ce2:	e7c1      	b.n	8008c68 <__gethex+0x1ac>
 8008ce4:	da09      	bge.n	8008cfa <__gethex+0x23e>
 8008ce6:	1b75      	subs	r5, r6, r5
 8008ce8:	4621      	mov	r1, r4
 8008cea:	9801      	ldr	r0, [sp, #4]
 8008cec:	462a      	mov	r2, r5
 8008cee:	f7fe fb17 	bl	8007320 <__lshift>
 8008cf2:	1b7f      	subs	r7, r7, r5
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	f100 0a14 	add.w	sl, r0, #20
 8008cfa:	f04f 0900 	mov.w	r9, #0
 8008cfe:	e7b8      	b.n	8008c72 <__gethex+0x1b6>
 8008d00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008d04:	42bd      	cmp	r5, r7
 8008d06:	dd6f      	ble.n	8008de8 <__gethex+0x32c>
 8008d08:	1bed      	subs	r5, r5, r7
 8008d0a:	42ae      	cmp	r6, r5
 8008d0c:	dc34      	bgt.n	8008d78 <__gethex+0x2bc>
 8008d0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d022      	beq.n	8008d5c <__gethex+0x2a0>
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d024      	beq.n	8008d64 <__gethex+0x2a8>
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d115      	bne.n	8008d4a <__gethex+0x28e>
 8008d1e:	42ae      	cmp	r6, r5
 8008d20:	d113      	bne.n	8008d4a <__gethex+0x28e>
 8008d22:	2e01      	cmp	r6, #1
 8008d24:	d10b      	bne.n	8008d3e <__gethex+0x282>
 8008d26:	9a02      	ldr	r2, [sp, #8]
 8008d28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	2301      	movs	r3, #1
 8008d30:	6123      	str	r3, [r4, #16]
 8008d32:	f8ca 3000 	str.w	r3, [sl]
 8008d36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d38:	2562      	movs	r5, #98	@ 0x62
 8008d3a:	601c      	str	r4, [r3, #0]
 8008d3c:	e73a      	b.n	8008bb4 <__gethex+0xf8>
 8008d3e:	1e71      	subs	r1, r6, #1
 8008d40:	4620      	mov	r0, r4
 8008d42:	f7fe fd26 	bl	8007792 <__any_on>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	d1ed      	bne.n	8008d26 <__gethex+0x26a>
 8008d4a:	9801      	ldr	r0, [sp, #4]
 8008d4c:	4621      	mov	r1, r4
 8008d4e:	f7fe f8d7 	bl	8006f00 <_Bfree>
 8008d52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d54:	2300      	movs	r3, #0
 8008d56:	6013      	str	r3, [r2, #0]
 8008d58:	2550      	movs	r5, #80	@ 0x50
 8008d5a:	e72b      	b.n	8008bb4 <__gethex+0xf8>
 8008d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1f3      	bne.n	8008d4a <__gethex+0x28e>
 8008d62:	e7e0      	b.n	8008d26 <__gethex+0x26a>
 8008d64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1dd      	bne.n	8008d26 <__gethex+0x26a>
 8008d6a:	e7ee      	b.n	8008d4a <__gethex+0x28e>
 8008d6c:	080098eb 	.word	0x080098eb
 8008d70:	08009881 	.word	0x08009881
 8008d74:	08009942 	.word	0x08009942
 8008d78:	1e6f      	subs	r7, r5, #1
 8008d7a:	f1b9 0f00 	cmp.w	r9, #0
 8008d7e:	d130      	bne.n	8008de2 <__gethex+0x326>
 8008d80:	b127      	cbz	r7, 8008d8c <__gethex+0x2d0>
 8008d82:	4639      	mov	r1, r7
 8008d84:	4620      	mov	r0, r4
 8008d86:	f7fe fd04 	bl	8007792 <__any_on>
 8008d8a:	4681      	mov	r9, r0
 8008d8c:	117a      	asrs	r2, r7, #5
 8008d8e:	2301      	movs	r3, #1
 8008d90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008d94:	f007 071f 	and.w	r7, r7, #31
 8008d98:	40bb      	lsls	r3, r7
 8008d9a:	4213      	tst	r3, r2
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	4620      	mov	r0, r4
 8008da0:	bf18      	it	ne
 8008da2:	f049 0902 	orrne.w	r9, r9, #2
 8008da6:	f7ff fe21 	bl	80089ec <rshift>
 8008daa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008dae:	1b76      	subs	r6, r6, r5
 8008db0:	2502      	movs	r5, #2
 8008db2:	f1b9 0f00 	cmp.w	r9, #0
 8008db6:	d047      	beq.n	8008e48 <__gethex+0x38c>
 8008db8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	d015      	beq.n	8008dec <__gethex+0x330>
 8008dc0:	2b03      	cmp	r3, #3
 8008dc2:	d017      	beq.n	8008df4 <__gethex+0x338>
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d109      	bne.n	8008ddc <__gethex+0x320>
 8008dc8:	f019 0f02 	tst.w	r9, #2
 8008dcc:	d006      	beq.n	8008ddc <__gethex+0x320>
 8008dce:	f8da 3000 	ldr.w	r3, [sl]
 8008dd2:	ea49 0903 	orr.w	r9, r9, r3
 8008dd6:	f019 0f01 	tst.w	r9, #1
 8008dda:	d10e      	bne.n	8008dfa <__gethex+0x33e>
 8008ddc:	f045 0510 	orr.w	r5, r5, #16
 8008de0:	e032      	b.n	8008e48 <__gethex+0x38c>
 8008de2:	f04f 0901 	mov.w	r9, #1
 8008de6:	e7d1      	b.n	8008d8c <__gethex+0x2d0>
 8008de8:	2501      	movs	r5, #1
 8008dea:	e7e2      	b.n	8008db2 <__gethex+0x2f6>
 8008dec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dee:	f1c3 0301 	rsb	r3, r3, #1
 8008df2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008df4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d0f0      	beq.n	8008ddc <__gethex+0x320>
 8008dfa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008dfe:	f104 0314 	add.w	r3, r4, #20
 8008e02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008e06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008e0a:	f04f 0c00 	mov.w	ip, #0
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e14:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008e18:	d01b      	beq.n	8008e52 <__gethex+0x396>
 8008e1a:	3201      	adds	r2, #1
 8008e1c:	6002      	str	r2, [r0, #0]
 8008e1e:	2d02      	cmp	r5, #2
 8008e20:	f104 0314 	add.w	r3, r4, #20
 8008e24:	d13c      	bne.n	8008ea0 <__gethex+0x3e4>
 8008e26:	f8d8 2000 	ldr.w	r2, [r8]
 8008e2a:	3a01      	subs	r2, #1
 8008e2c:	42b2      	cmp	r2, r6
 8008e2e:	d109      	bne.n	8008e44 <__gethex+0x388>
 8008e30:	1171      	asrs	r1, r6, #5
 8008e32:	2201      	movs	r2, #1
 8008e34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e38:	f006 061f 	and.w	r6, r6, #31
 8008e3c:	fa02 f606 	lsl.w	r6, r2, r6
 8008e40:	421e      	tst	r6, r3
 8008e42:	d13a      	bne.n	8008eba <__gethex+0x3fe>
 8008e44:	f045 0520 	orr.w	r5, r5, #32
 8008e48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e4a:	601c      	str	r4, [r3, #0]
 8008e4c:	9b02      	ldr	r3, [sp, #8]
 8008e4e:	601f      	str	r7, [r3, #0]
 8008e50:	e6b0      	b.n	8008bb4 <__gethex+0xf8>
 8008e52:	4299      	cmp	r1, r3
 8008e54:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e58:	d8d9      	bhi.n	8008e0e <__gethex+0x352>
 8008e5a:	68a3      	ldr	r3, [r4, #8]
 8008e5c:	459b      	cmp	fp, r3
 8008e5e:	db17      	blt.n	8008e90 <__gethex+0x3d4>
 8008e60:	6861      	ldr	r1, [r4, #4]
 8008e62:	9801      	ldr	r0, [sp, #4]
 8008e64:	3101      	adds	r1, #1
 8008e66:	f7fe f80b 	bl	8006e80 <_Balloc>
 8008e6a:	4681      	mov	r9, r0
 8008e6c:	b918      	cbnz	r0, 8008e76 <__gethex+0x3ba>
 8008e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8008ed8 <__gethex+0x41c>)
 8008e70:	4602      	mov	r2, r0
 8008e72:	2184      	movs	r1, #132	@ 0x84
 8008e74:	e6c5      	b.n	8008c02 <__gethex+0x146>
 8008e76:	6922      	ldr	r2, [r4, #16]
 8008e78:	3202      	adds	r2, #2
 8008e7a:	f104 010c 	add.w	r1, r4, #12
 8008e7e:	0092      	lsls	r2, r2, #2
 8008e80:	300c      	adds	r0, #12
 8008e82:	f7ff fd6b 	bl	800895c <memcpy>
 8008e86:	4621      	mov	r1, r4
 8008e88:	9801      	ldr	r0, [sp, #4]
 8008e8a:	f7fe f839 	bl	8006f00 <_Bfree>
 8008e8e:	464c      	mov	r4, r9
 8008e90:	6923      	ldr	r3, [r4, #16]
 8008e92:	1c5a      	adds	r2, r3, #1
 8008e94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e98:	6122      	str	r2, [r4, #16]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	615a      	str	r2, [r3, #20]
 8008e9e:	e7be      	b.n	8008e1e <__gethex+0x362>
 8008ea0:	6922      	ldr	r2, [r4, #16]
 8008ea2:	455a      	cmp	r2, fp
 8008ea4:	dd0b      	ble.n	8008ebe <__gethex+0x402>
 8008ea6:	2101      	movs	r1, #1
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	f7ff fd9f 	bl	80089ec <rshift>
 8008eae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008eb2:	3701      	adds	r7, #1
 8008eb4:	42bb      	cmp	r3, r7
 8008eb6:	f6ff aee0 	blt.w	8008c7a <__gethex+0x1be>
 8008eba:	2501      	movs	r5, #1
 8008ebc:	e7c2      	b.n	8008e44 <__gethex+0x388>
 8008ebe:	f016 061f 	ands.w	r6, r6, #31
 8008ec2:	d0fa      	beq.n	8008eba <__gethex+0x3fe>
 8008ec4:	4453      	add	r3, sl
 8008ec6:	f1c6 0620 	rsb	r6, r6, #32
 8008eca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008ece:	f7fe f8c9 	bl	8007064 <__hi0bits>
 8008ed2:	42b0      	cmp	r0, r6
 8008ed4:	dbe7      	blt.n	8008ea6 <__gethex+0x3ea>
 8008ed6:	e7f0      	b.n	8008eba <__gethex+0x3fe>
 8008ed8:	08009881 	.word	0x08009881

08008edc <L_shift>:
 8008edc:	f1c2 0208 	rsb	r2, r2, #8
 8008ee0:	0092      	lsls	r2, r2, #2
 8008ee2:	b570      	push	{r4, r5, r6, lr}
 8008ee4:	f1c2 0620 	rsb	r6, r2, #32
 8008ee8:	6843      	ldr	r3, [r0, #4]
 8008eea:	6804      	ldr	r4, [r0, #0]
 8008eec:	fa03 f506 	lsl.w	r5, r3, r6
 8008ef0:	432c      	orrs	r4, r5
 8008ef2:	40d3      	lsrs	r3, r2
 8008ef4:	6004      	str	r4, [r0, #0]
 8008ef6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008efa:	4288      	cmp	r0, r1
 8008efc:	d3f4      	bcc.n	8008ee8 <L_shift+0xc>
 8008efe:	bd70      	pop	{r4, r5, r6, pc}

08008f00 <__match>:
 8008f00:	b530      	push	{r4, r5, lr}
 8008f02:	6803      	ldr	r3, [r0, #0]
 8008f04:	3301      	adds	r3, #1
 8008f06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f0a:	b914      	cbnz	r4, 8008f12 <__match+0x12>
 8008f0c:	6003      	str	r3, [r0, #0]
 8008f0e:	2001      	movs	r0, #1
 8008f10:	bd30      	pop	{r4, r5, pc}
 8008f12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008f1a:	2d19      	cmp	r5, #25
 8008f1c:	bf98      	it	ls
 8008f1e:	3220      	addls	r2, #32
 8008f20:	42a2      	cmp	r2, r4
 8008f22:	d0f0      	beq.n	8008f06 <__match+0x6>
 8008f24:	2000      	movs	r0, #0
 8008f26:	e7f3      	b.n	8008f10 <__match+0x10>

08008f28 <__hexnan>:
 8008f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f2c:	680b      	ldr	r3, [r1, #0]
 8008f2e:	6801      	ldr	r1, [r0, #0]
 8008f30:	115e      	asrs	r6, r3, #5
 8008f32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008f36:	f013 031f 	ands.w	r3, r3, #31
 8008f3a:	b087      	sub	sp, #28
 8008f3c:	bf18      	it	ne
 8008f3e:	3604      	addne	r6, #4
 8008f40:	2500      	movs	r5, #0
 8008f42:	1f37      	subs	r7, r6, #4
 8008f44:	4682      	mov	sl, r0
 8008f46:	4690      	mov	r8, r2
 8008f48:	9301      	str	r3, [sp, #4]
 8008f4a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f4e:	46b9      	mov	r9, r7
 8008f50:	463c      	mov	r4, r7
 8008f52:	9502      	str	r5, [sp, #8]
 8008f54:	46ab      	mov	fp, r5
 8008f56:	784a      	ldrb	r2, [r1, #1]
 8008f58:	1c4b      	adds	r3, r1, #1
 8008f5a:	9303      	str	r3, [sp, #12]
 8008f5c:	b342      	cbz	r2, 8008fb0 <__hexnan+0x88>
 8008f5e:	4610      	mov	r0, r2
 8008f60:	9105      	str	r1, [sp, #20]
 8008f62:	9204      	str	r2, [sp, #16]
 8008f64:	f7ff fd94 	bl	8008a90 <__hexdig_fun>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d151      	bne.n	8009010 <__hexnan+0xe8>
 8008f6c:	9a04      	ldr	r2, [sp, #16]
 8008f6e:	9905      	ldr	r1, [sp, #20]
 8008f70:	2a20      	cmp	r2, #32
 8008f72:	d818      	bhi.n	8008fa6 <__hexnan+0x7e>
 8008f74:	9b02      	ldr	r3, [sp, #8]
 8008f76:	459b      	cmp	fp, r3
 8008f78:	dd13      	ble.n	8008fa2 <__hexnan+0x7a>
 8008f7a:	454c      	cmp	r4, r9
 8008f7c:	d206      	bcs.n	8008f8c <__hexnan+0x64>
 8008f7e:	2d07      	cmp	r5, #7
 8008f80:	dc04      	bgt.n	8008f8c <__hexnan+0x64>
 8008f82:	462a      	mov	r2, r5
 8008f84:	4649      	mov	r1, r9
 8008f86:	4620      	mov	r0, r4
 8008f88:	f7ff ffa8 	bl	8008edc <L_shift>
 8008f8c:	4544      	cmp	r4, r8
 8008f8e:	d952      	bls.n	8009036 <__hexnan+0x10e>
 8008f90:	2300      	movs	r3, #0
 8008f92:	f1a4 0904 	sub.w	r9, r4, #4
 8008f96:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f9a:	f8cd b008 	str.w	fp, [sp, #8]
 8008f9e:	464c      	mov	r4, r9
 8008fa0:	461d      	mov	r5, r3
 8008fa2:	9903      	ldr	r1, [sp, #12]
 8008fa4:	e7d7      	b.n	8008f56 <__hexnan+0x2e>
 8008fa6:	2a29      	cmp	r2, #41	@ 0x29
 8008fa8:	d157      	bne.n	800905a <__hexnan+0x132>
 8008faa:	3102      	adds	r1, #2
 8008fac:	f8ca 1000 	str.w	r1, [sl]
 8008fb0:	f1bb 0f00 	cmp.w	fp, #0
 8008fb4:	d051      	beq.n	800905a <__hexnan+0x132>
 8008fb6:	454c      	cmp	r4, r9
 8008fb8:	d206      	bcs.n	8008fc8 <__hexnan+0xa0>
 8008fba:	2d07      	cmp	r5, #7
 8008fbc:	dc04      	bgt.n	8008fc8 <__hexnan+0xa0>
 8008fbe:	462a      	mov	r2, r5
 8008fc0:	4649      	mov	r1, r9
 8008fc2:	4620      	mov	r0, r4
 8008fc4:	f7ff ff8a 	bl	8008edc <L_shift>
 8008fc8:	4544      	cmp	r4, r8
 8008fca:	d936      	bls.n	800903a <__hexnan+0x112>
 8008fcc:	f1a8 0204 	sub.w	r2, r8, #4
 8008fd0:	4623      	mov	r3, r4
 8008fd2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008fd6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008fda:	429f      	cmp	r7, r3
 8008fdc:	d2f9      	bcs.n	8008fd2 <__hexnan+0xaa>
 8008fde:	1b3b      	subs	r3, r7, r4
 8008fe0:	f023 0303 	bic.w	r3, r3, #3
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	3401      	adds	r4, #1
 8008fe8:	3e03      	subs	r6, #3
 8008fea:	42b4      	cmp	r4, r6
 8008fec:	bf88      	it	hi
 8008fee:	2304      	movhi	r3, #4
 8008ff0:	4443      	add	r3, r8
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f843 2b04 	str.w	r2, [r3], #4
 8008ff8:	429f      	cmp	r7, r3
 8008ffa:	d2fb      	bcs.n	8008ff4 <__hexnan+0xcc>
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	b91b      	cbnz	r3, 8009008 <__hexnan+0xe0>
 8009000:	4547      	cmp	r7, r8
 8009002:	d128      	bne.n	8009056 <__hexnan+0x12e>
 8009004:	2301      	movs	r3, #1
 8009006:	603b      	str	r3, [r7, #0]
 8009008:	2005      	movs	r0, #5
 800900a:	b007      	add	sp, #28
 800900c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009010:	3501      	adds	r5, #1
 8009012:	2d08      	cmp	r5, #8
 8009014:	f10b 0b01 	add.w	fp, fp, #1
 8009018:	dd06      	ble.n	8009028 <__hexnan+0x100>
 800901a:	4544      	cmp	r4, r8
 800901c:	d9c1      	bls.n	8008fa2 <__hexnan+0x7a>
 800901e:	2300      	movs	r3, #0
 8009020:	f844 3c04 	str.w	r3, [r4, #-4]
 8009024:	2501      	movs	r5, #1
 8009026:	3c04      	subs	r4, #4
 8009028:	6822      	ldr	r2, [r4, #0]
 800902a:	f000 000f 	and.w	r0, r0, #15
 800902e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009032:	6020      	str	r0, [r4, #0]
 8009034:	e7b5      	b.n	8008fa2 <__hexnan+0x7a>
 8009036:	2508      	movs	r5, #8
 8009038:	e7b3      	b.n	8008fa2 <__hexnan+0x7a>
 800903a:	9b01      	ldr	r3, [sp, #4]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d0dd      	beq.n	8008ffc <__hexnan+0xd4>
 8009040:	f1c3 0320 	rsb	r3, r3, #32
 8009044:	f04f 32ff 	mov.w	r2, #4294967295
 8009048:	40da      	lsrs	r2, r3
 800904a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800904e:	4013      	ands	r3, r2
 8009050:	f846 3c04 	str.w	r3, [r6, #-4]
 8009054:	e7d2      	b.n	8008ffc <__hexnan+0xd4>
 8009056:	3f04      	subs	r7, #4
 8009058:	e7d0      	b.n	8008ffc <__hexnan+0xd4>
 800905a:	2004      	movs	r0, #4
 800905c:	e7d5      	b.n	800900a <__hexnan+0xe2>

0800905e <__ascii_mbtowc>:
 800905e:	b082      	sub	sp, #8
 8009060:	b901      	cbnz	r1, 8009064 <__ascii_mbtowc+0x6>
 8009062:	a901      	add	r1, sp, #4
 8009064:	b142      	cbz	r2, 8009078 <__ascii_mbtowc+0x1a>
 8009066:	b14b      	cbz	r3, 800907c <__ascii_mbtowc+0x1e>
 8009068:	7813      	ldrb	r3, [r2, #0]
 800906a:	600b      	str	r3, [r1, #0]
 800906c:	7812      	ldrb	r2, [r2, #0]
 800906e:	1e10      	subs	r0, r2, #0
 8009070:	bf18      	it	ne
 8009072:	2001      	movne	r0, #1
 8009074:	b002      	add	sp, #8
 8009076:	4770      	bx	lr
 8009078:	4610      	mov	r0, r2
 800907a:	e7fb      	b.n	8009074 <__ascii_mbtowc+0x16>
 800907c:	f06f 0001 	mvn.w	r0, #1
 8009080:	e7f8      	b.n	8009074 <__ascii_mbtowc+0x16>

08009082 <_realloc_r>:
 8009082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009086:	4607      	mov	r7, r0
 8009088:	4614      	mov	r4, r2
 800908a:	460d      	mov	r5, r1
 800908c:	b921      	cbnz	r1, 8009098 <_realloc_r+0x16>
 800908e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009092:	4611      	mov	r1, r2
 8009094:	f7fd be68 	b.w	8006d68 <_malloc_r>
 8009098:	b92a      	cbnz	r2, 80090a6 <_realloc_r+0x24>
 800909a:	f7fd fdf1 	bl	8006c80 <_free_r>
 800909e:	4625      	mov	r5, r4
 80090a0:	4628      	mov	r0, r5
 80090a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090a6:	f000 f840 	bl	800912a <_malloc_usable_size_r>
 80090aa:	4284      	cmp	r4, r0
 80090ac:	4606      	mov	r6, r0
 80090ae:	d802      	bhi.n	80090b6 <_realloc_r+0x34>
 80090b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090b4:	d8f4      	bhi.n	80090a0 <_realloc_r+0x1e>
 80090b6:	4621      	mov	r1, r4
 80090b8:	4638      	mov	r0, r7
 80090ba:	f7fd fe55 	bl	8006d68 <_malloc_r>
 80090be:	4680      	mov	r8, r0
 80090c0:	b908      	cbnz	r0, 80090c6 <_realloc_r+0x44>
 80090c2:	4645      	mov	r5, r8
 80090c4:	e7ec      	b.n	80090a0 <_realloc_r+0x1e>
 80090c6:	42b4      	cmp	r4, r6
 80090c8:	4622      	mov	r2, r4
 80090ca:	4629      	mov	r1, r5
 80090cc:	bf28      	it	cs
 80090ce:	4632      	movcs	r2, r6
 80090d0:	f7ff fc44 	bl	800895c <memcpy>
 80090d4:	4629      	mov	r1, r5
 80090d6:	4638      	mov	r0, r7
 80090d8:	f7fd fdd2 	bl	8006c80 <_free_r>
 80090dc:	e7f1      	b.n	80090c2 <_realloc_r+0x40>

080090de <__ascii_wctomb>:
 80090de:	4603      	mov	r3, r0
 80090e0:	4608      	mov	r0, r1
 80090e2:	b141      	cbz	r1, 80090f6 <__ascii_wctomb+0x18>
 80090e4:	2aff      	cmp	r2, #255	@ 0xff
 80090e6:	d904      	bls.n	80090f2 <__ascii_wctomb+0x14>
 80090e8:	228a      	movs	r2, #138	@ 0x8a
 80090ea:	601a      	str	r2, [r3, #0]
 80090ec:	f04f 30ff 	mov.w	r0, #4294967295
 80090f0:	4770      	bx	lr
 80090f2:	700a      	strb	r2, [r1, #0]
 80090f4:	2001      	movs	r0, #1
 80090f6:	4770      	bx	lr

080090f8 <fiprintf>:
 80090f8:	b40e      	push	{r1, r2, r3}
 80090fa:	b503      	push	{r0, r1, lr}
 80090fc:	4601      	mov	r1, r0
 80090fe:	ab03      	add	r3, sp, #12
 8009100:	4805      	ldr	r0, [pc, #20]	@ (8009118 <fiprintf+0x20>)
 8009102:	f853 2b04 	ldr.w	r2, [r3], #4
 8009106:	6800      	ldr	r0, [r0, #0]
 8009108:	9301      	str	r3, [sp, #4]
 800910a:	f000 f83f 	bl	800918c <_vfiprintf_r>
 800910e:	b002      	add	sp, #8
 8009110:	f85d eb04 	ldr.w	lr, [sp], #4
 8009114:	b003      	add	sp, #12
 8009116:	4770      	bx	lr
 8009118:	20000048 	.word	0x20000048

0800911c <abort>:
 800911c:	b508      	push	{r3, lr}
 800911e:	2006      	movs	r0, #6
 8009120:	f000 fa08 	bl	8009534 <raise>
 8009124:	2001      	movs	r0, #1
 8009126:	f7f9 f88e 	bl	8002246 <_exit>

0800912a <_malloc_usable_size_r>:
 800912a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800912e:	1f18      	subs	r0, r3, #4
 8009130:	2b00      	cmp	r3, #0
 8009132:	bfbc      	itt	lt
 8009134:	580b      	ldrlt	r3, [r1, r0]
 8009136:	18c0      	addlt	r0, r0, r3
 8009138:	4770      	bx	lr

0800913a <__sfputc_r>:
 800913a:	6893      	ldr	r3, [r2, #8]
 800913c:	3b01      	subs	r3, #1
 800913e:	2b00      	cmp	r3, #0
 8009140:	b410      	push	{r4}
 8009142:	6093      	str	r3, [r2, #8]
 8009144:	da08      	bge.n	8009158 <__sfputc_r+0x1e>
 8009146:	6994      	ldr	r4, [r2, #24]
 8009148:	42a3      	cmp	r3, r4
 800914a:	db01      	blt.n	8009150 <__sfputc_r+0x16>
 800914c:	290a      	cmp	r1, #10
 800914e:	d103      	bne.n	8009158 <__sfputc_r+0x1e>
 8009150:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009154:	f000 b932 	b.w	80093bc <__swbuf_r>
 8009158:	6813      	ldr	r3, [r2, #0]
 800915a:	1c58      	adds	r0, r3, #1
 800915c:	6010      	str	r0, [r2, #0]
 800915e:	7019      	strb	r1, [r3, #0]
 8009160:	4608      	mov	r0, r1
 8009162:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009166:	4770      	bx	lr

08009168 <__sfputs_r>:
 8009168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800916a:	4606      	mov	r6, r0
 800916c:	460f      	mov	r7, r1
 800916e:	4614      	mov	r4, r2
 8009170:	18d5      	adds	r5, r2, r3
 8009172:	42ac      	cmp	r4, r5
 8009174:	d101      	bne.n	800917a <__sfputs_r+0x12>
 8009176:	2000      	movs	r0, #0
 8009178:	e007      	b.n	800918a <__sfputs_r+0x22>
 800917a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800917e:	463a      	mov	r2, r7
 8009180:	4630      	mov	r0, r6
 8009182:	f7ff ffda 	bl	800913a <__sfputc_r>
 8009186:	1c43      	adds	r3, r0, #1
 8009188:	d1f3      	bne.n	8009172 <__sfputs_r+0xa>
 800918a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800918c <_vfiprintf_r>:
 800918c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009190:	460d      	mov	r5, r1
 8009192:	b09d      	sub	sp, #116	@ 0x74
 8009194:	4614      	mov	r4, r2
 8009196:	4698      	mov	r8, r3
 8009198:	4606      	mov	r6, r0
 800919a:	b118      	cbz	r0, 80091a4 <_vfiprintf_r+0x18>
 800919c:	6a03      	ldr	r3, [r0, #32]
 800919e:	b90b      	cbnz	r3, 80091a4 <_vfiprintf_r+0x18>
 80091a0:	f7fc fdf2 	bl	8005d88 <__sinit>
 80091a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091a6:	07d9      	lsls	r1, r3, #31
 80091a8:	d405      	bmi.n	80091b6 <_vfiprintf_r+0x2a>
 80091aa:	89ab      	ldrh	r3, [r5, #12]
 80091ac:	059a      	lsls	r2, r3, #22
 80091ae:	d402      	bmi.n	80091b6 <_vfiprintf_r+0x2a>
 80091b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091b2:	f7fc ff02 	bl	8005fba <__retarget_lock_acquire_recursive>
 80091b6:	89ab      	ldrh	r3, [r5, #12]
 80091b8:	071b      	lsls	r3, r3, #28
 80091ba:	d501      	bpl.n	80091c0 <_vfiprintf_r+0x34>
 80091bc:	692b      	ldr	r3, [r5, #16]
 80091be:	b99b      	cbnz	r3, 80091e8 <_vfiprintf_r+0x5c>
 80091c0:	4629      	mov	r1, r5
 80091c2:	4630      	mov	r0, r6
 80091c4:	f000 f938 	bl	8009438 <__swsetup_r>
 80091c8:	b170      	cbz	r0, 80091e8 <_vfiprintf_r+0x5c>
 80091ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091cc:	07dc      	lsls	r4, r3, #31
 80091ce:	d504      	bpl.n	80091da <_vfiprintf_r+0x4e>
 80091d0:	f04f 30ff 	mov.w	r0, #4294967295
 80091d4:	b01d      	add	sp, #116	@ 0x74
 80091d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091da:	89ab      	ldrh	r3, [r5, #12]
 80091dc:	0598      	lsls	r0, r3, #22
 80091de:	d4f7      	bmi.n	80091d0 <_vfiprintf_r+0x44>
 80091e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091e2:	f7fc feeb 	bl	8005fbc <__retarget_lock_release_recursive>
 80091e6:	e7f3      	b.n	80091d0 <_vfiprintf_r+0x44>
 80091e8:	2300      	movs	r3, #0
 80091ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80091ec:	2320      	movs	r3, #32
 80091ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80091f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80091f6:	2330      	movs	r3, #48	@ 0x30
 80091f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80093a8 <_vfiprintf_r+0x21c>
 80091fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009200:	f04f 0901 	mov.w	r9, #1
 8009204:	4623      	mov	r3, r4
 8009206:	469a      	mov	sl, r3
 8009208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800920c:	b10a      	cbz	r2, 8009212 <_vfiprintf_r+0x86>
 800920e:	2a25      	cmp	r2, #37	@ 0x25
 8009210:	d1f9      	bne.n	8009206 <_vfiprintf_r+0x7a>
 8009212:	ebba 0b04 	subs.w	fp, sl, r4
 8009216:	d00b      	beq.n	8009230 <_vfiprintf_r+0xa4>
 8009218:	465b      	mov	r3, fp
 800921a:	4622      	mov	r2, r4
 800921c:	4629      	mov	r1, r5
 800921e:	4630      	mov	r0, r6
 8009220:	f7ff ffa2 	bl	8009168 <__sfputs_r>
 8009224:	3001      	adds	r0, #1
 8009226:	f000 80a7 	beq.w	8009378 <_vfiprintf_r+0x1ec>
 800922a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800922c:	445a      	add	r2, fp
 800922e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009230:	f89a 3000 	ldrb.w	r3, [sl]
 8009234:	2b00      	cmp	r3, #0
 8009236:	f000 809f 	beq.w	8009378 <_vfiprintf_r+0x1ec>
 800923a:	2300      	movs	r3, #0
 800923c:	f04f 32ff 	mov.w	r2, #4294967295
 8009240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009244:	f10a 0a01 	add.w	sl, sl, #1
 8009248:	9304      	str	r3, [sp, #16]
 800924a:	9307      	str	r3, [sp, #28]
 800924c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009250:	931a      	str	r3, [sp, #104]	@ 0x68
 8009252:	4654      	mov	r4, sl
 8009254:	2205      	movs	r2, #5
 8009256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800925a:	4853      	ldr	r0, [pc, #332]	@ (80093a8 <_vfiprintf_r+0x21c>)
 800925c:	f7f6 ffc8 	bl	80001f0 <memchr>
 8009260:	9a04      	ldr	r2, [sp, #16]
 8009262:	b9d8      	cbnz	r0, 800929c <_vfiprintf_r+0x110>
 8009264:	06d1      	lsls	r1, r2, #27
 8009266:	bf44      	itt	mi
 8009268:	2320      	movmi	r3, #32
 800926a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800926e:	0713      	lsls	r3, r2, #28
 8009270:	bf44      	itt	mi
 8009272:	232b      	movmi	r3, #43	@ 0x2b
 8009274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009278:	f89a 3000 	ldrb.w	r3, [sl]
 800927c:	2b2a      	cmp	r3, #42	@ 0x2a
 800927e:	d015      	beq.n	80092ac <_vfiprintf_r+0x120>
 8009280:	9a07      	ldr	r2, [sp, #28]
 8009282:	4654      	mov	r4, sl
 8009284:	2000      	movs	r0, #0
 8009286:	f04f 0c0a 	mov.w	ip, #10
 800928a:	4621      	mov	r1, r4
 800928c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009290:	3b30      	subs	r3, #48	@ 0x30
 8009292:	2b09      	cmp	r3, #9
 8009294:	d94b      	bls.n	800932e <_vfiprintf_r+0x1a2>
 8009296:	b1b0      	cbz	r0, 80092c6 <_vfiprintf_r+0x13a>
 8009298:	9207      	str	r2, [sp, #28]
 800929a:	e014      	b.n	80092c6 <_vfiprintf_r+0x13a>
 800929c:	eba0 0308 	sub.w	r3, r0, r8
 80092a0:	fa09 f303 	lsl.w	r3, r9, r3
 80092a4:	4313      	orrs	r3, r2
 80092a6:	9304      	str	r3, [sp, #16]
 80092a8:	46a2      	mov	sl, r4
 80092aa:	e7d2      	b.n	8009252 <_vfiprintf_r+0xc6>
 80092ac:	9b03      	ldr	r3, [sp, #12]
 80092ae:	1d19      	adds	r1, r3, #4
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	9103      	str	r1, [sp, #12]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	bfbb      	ittet	lt
 80092b8:	425b      	neglt	r3, r3
 80092ba:	f042 0202 	orrlt.w	r2, r2, #2
 80092be:	9307      	strge	r3, [sp, #28]
 80092c0:	9307      	strlt	r3, [sp, #28]
 80092c2:	bfb8      	it	lt
 80092c4:	9204      	strlt	r2, [sp, #16]
 80092c6:	7823      	ldrb	r3, [r4, #0]
 80092c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80092ca:	d10a      	bne.n	80092e2 <_vfiprintf_r+0x156>
 80092cc:	7863      	ldrb	r3, [r4, #1]
 80092ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80092d0:	d132      	bne.n	8009338 <_vfiprintf_r+0x1ac>
 80092d2:	9b03      	ldr	r3, [sp, #12]
 80092d4:	1d1a      	adds	r2, r3, #4
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	9203      	str	r2, [sp, #12]
 80092da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80092de:	3402      	adds	r4, #2
 80092e0:	9305      	str	r3, [sp, #20]
 80092e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80093b8 <_vfiprintf_r+0x22c>
 80092e6:	7821      	ldrb	r1, [r4, #0]
 80092e8:	2203      	movs	r2, #3
 80092ea:	4650      	mov	r0, sl
 80092ec:	f7f6 ff80 	bl	80001f0 <memchr>
 80092f0:	b138      	cbz	r0, 8009302 <_vfiprintf_r+0x176>
 80092f2:	9b04      	ldr	r3, [sp, #16]
 80092f4:	eba0 000a 	sub.w	r0, r0, sl
 80092f8:	2240      	movs	r2, #64	@ 0x40
 80092fa:	4082      	lsls	r2, r0
 80092fc:	4313      	orrs	r3, r2
 80092fe:	3401      	adds	r4, #1
 8009300:	9304      	str	r3, [sp, #16]
 8009302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009306:	4829      	ldr	r0, [pc, #164]	@ (80093ac <_vfiprintf_r+0x220>)
 8009308:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800930c:	2206      	movs	r2, #6
 800930e:	f7f6 ff6f 	bl	80001f0 <memchr>
 8009312:	2800      	cmp	r0, #0
 8009314:	d03f      	beq.n	8009396 <_vfiprintf_r+0x20a>
 8009316:	4b26      	ldr	r3, [pc, #152]	@ (80093b0 <_vfiprintf_r+0x224>)
 8009318:	bb1b      	cbnz	r3, 8009362 <_vfiprintf_r+0x1d6>
 800931a:	9b03      	ldr	r3, [sp, #12]
 800931c:	3307      	adds	r3, #7
 800931e:	f023 0307 	bic.w	r3, r3, #7
 8009322:	3308      	adds	r3, #8
 8009324:	9303      	str	r3, [sp, #12]
 8009326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009328:	443b      	add	r3, r7
 800932a:	9309      	str	r3, [sp, #36]	@ 0x24
 800932c:	e76a      	b.n	8009204 <_vfiprintf_r+0x78>
 800932e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009332:	460c      	mov	r4, r1
 8009334:	2001      	movs	r0, #1
 8009336:	e7a8      	b.n	800928a <_vfiprintf_r+0xfe>
 8009338:	2300      	movs	r3, #0
 800933a:	3401      	adds	r4, #1
 800933c:	9305      	str	r3, [sp, #20]
 800933e:	4619      	mov	r1, r3
 8009340:	f04f 0c0a 	mov.w	ip, #10
 8009344:	4620      	mov	r0, r4
 8009346:	f810 2b01 	ldrb.w	r2, [r0], #1
 800934a:	3a30      	subs	r2, #48	@ 0x30
 800934c:	2a09      	cmp	r2, #9
 800934e:	d903      	bls.n	8009358 <_vfiprintf_r+0x1cc>
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0c6      	beq.n	80092e2 <_vfiprintf_r+0x156>
 8009354:	9105      	str	r1, [sp, #20]
 8009356:	e7c4      	b.n	80092e2 <_vfiprintf_r+0x156>
 8009358:	fb0c 2101 	mla	r1, ip, r1, r2
 800935c:	4604      	mov	r4, r0
 800935e:	2301      	movs	r3, #1
 8009360:	e7f0      	b.n	8009344 <_vfiprintf_r+0x1b8>
 8009362:	ab03      	add	r3, sp, #12
 8009364:	9300      	str	r3, [sp, #0]
 8009366:	462a      	mov	r2, r5
 8009368:	4b12      	ldr	r3, [pc, #72]	@ (80093b4 <_vfiprintf_r+0x228>)
 800936a:	a904      	add	r1, sp, #16
 800936c:	4630      	mov	r0, r6
 800936e:	f7fb febb 	bl	80050e8 <_printf_float>
 8009372:	4607      	mov	r7, r0
 8009374:	1c78      	adds	r0, r7, #1
 8009376:	d1d6      	bne.n	8009326 <_vfiprintf_r+0x19a>
 8009378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800937a:	07d9      	lsls	r1, r3, #31
 800937c:	d405      	bmi.n	800938a <_vfiprintf_r+0x1fe>
 800937e:	89ab      	ldrh	r3, [r5, #12]
 8009380:	059a      	lsls	r2, r3, #22
 8009382:	d402      	bmi.n	800938a <_vfiprintf_r+0x1fe>
 8009384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009386:	f7fc fe19 	bl	8005fbc <__retarget_lock_release_recursive>
 800938a:	89ab      	ldrh	r3, [r5, #12]
 800938c:	065b      	lsls	r3, r3, #25
 800938e:	f53f af1f 	bmi.w	80091d0 <_vfiprintf_r+0x44>
 8009392:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009394:	e71e      	b.n	80091d4 <_vfiprintf_r+0x48>
 8009396:	ab03      	add	r3, sp, #12
 8009398:	9300      	str	r3, [sp, #0]
 800939a:	462a      	mov	r2, r5
 800939c:	4b05      	ldr	r3, [pc, #20]	@ (80093b4 <_vfiprintf_r+0x228>)
 800939e:	a904      	add	r1, sp, #16
 80093a0:	4630      	mov	r0, r6
 80093a2:	f7fc f939 	bl	8005618 <_printf_i>
 80093a6:	e7e4      	b.n	8009372 <_vfiprintf_r+0x1e6>
 80093a8:	080098ed 	.word	0x080098ed
 80093ac:	080098f7 	.word	0x080098f7
 80093b0:	080050e9 	.word	0x080050e9
 80093b4:	08009169 	.word	0x08009169
 80093b8:	080098f3 	.word	0x080098f3

080093bc <__swbuf_r>:
 80093bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093be:	460e      	mov	r6, r1
 80093c0:	4614      	mov	r4, r2
 80093c2:	4605      	mov	r5, r0
 80093c4:	b118      	cbz	r0, 80093ce <__swbuf_r+0x12>
 80093c6:	6a03      	ldr	r3, [r0, #32]
 80093c8:	b90b      	cbnz	r3, 80093ce <__swbuf_r+0x12>
 80093ca:	f7fc fcdd 	bl	8005d88 <__sinit>
 80093ce:	69a3      	ldr	r3, [r4, #24]
 80093d0:	60a3      	str	r3, [r4, #8]
 80093d2:	89a3      	ldrh	r3, [r4, #12]
 80093d4:	071a      	lsls	r2, r3, #28
 80093d6:	d501      	bpl.n	80093dc <__swbuf_r+0x20>
 80093d8:	6923      	ldr	r3, [r4, #16]
 80093da:	b943      	cbnz	r3, 80093ee <__swbuf_r+0x32>
 80093dc:	4621      	mov	r1, r4
 80093de:	4628      	mov	r0, r5
 80093e0:	f000 f82a 	bl	8009438 <__swsetup_r>
 80093e4:	b118      	cbz	r0, 80093ee <__swbuf_r+0x32>
 80093e6:	f04f 37ff 	mov.w	r7, #4294967295
 80093ea:	4638      	mov	r0, r7
 80093ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093ee:	6823      	ldr	r3, [r4, #0]
 80093f0:	6922      	ldr	r2, [r4, #16]
 80093f2:	1a98      	subs	r0, r3, r2
 80093f4:	6963      	ldr	r3, [r4, #20]
 80093f6:	b2f6      	uxtb	r6, r6
 80093f8:	4283      	cmp	r3, r0
 80093fa:	4637      	mov	r7, r6
 80093fc:	dc05      	bgt.n	800940a <__swbuf_r+0x4e>
 80093fe:	4621      	mov	r1, r4
 8009400:	4628      	mov	r0, r5
 8009402:	f7ff fa47 	bl	8008894 <_fflush_r>
 8009406:	2800      	cmp	r0, #0
 8009408:	d1ed      	bne.n	80093e6 <__swbuf_r+0x2a>
 800940a:	68a3      	ldr	r3, [r4, #8]
 800940c:	3b01      	subs	r3, #1
 800940e:	60a3      	str	r3, [r4, #8]
 8009410:	6823      	ldr	r3, [r4, #0]
 8009412:	1c5a      	adds	r2, r3, #1
 8009414:	6022      	str	r2, [r4, #0]
 8009416:	701e      	strb	r6, [r3, #0]
 8009418:	6962      	ldr	r2, [r4, #20]
 800941a:	1c43      	adds	r3, r0, #1
 800941c:	429a      	cmp	r2, r3
 800941e:	d004      	beq.n	800942a <__swbuf_r+0x6e>
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	07db      	lsls	r3, r3, #31
 8009424:	d5e1      	bpl.n	80093ea <__swbuf_r+0x2e>
 8009426:	2e0a      	cmp	r6, #10
 8009428:	d1df      	bne.n	80093ea <__swbuf_r+0x2e>
 800942a:	4621      	mov	r1, r4
 800942c:	4628      	mov	r0, r5
 800942e:	f7ff fa31 	bl	8008894 <_fflush_r>
 8009432:	2800      	cmp	r0, #0
 8009434:	d0d9      	beq.n	80093ea <__swbuf_r+0x2e>
 8009436:	e7d6      	b.n	80093e6 <__swbuf_r+0x2a>

08009438 <__swsetup_r>:
 8009438:	b538      	push	{r3, r4, r5, lr}
 800943a:	4b29      	ldr	r3, [pc, #164]	@ (80094e0 <__swsetup_r+0xa8>)
 800943c:	4605      	mov	r5, r0
 800943e:	6818      	ldr	r0, [r3, #0]
 8009440:	460c      	mov	r4, r1
 8009442:	b118      	cbz	r0, 800944c <__swsetup_r+0x14>
 8009444:	6a03      	ldr	r3, [r0, #32]
 8009446:	b90b      	cbnz	r3, 800944c <__swsetup_r+0x14>
 8009448:	f7fc fc9e 	bl	8005d88 <__sinit>
 800944c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009450:	0719      	lsls	r1, r3, #28
 8009452:	d422      	bmi.n	800949a <__swsetup_r+0x62>
 8009454:	06da      	lsls	r2, r3, #27
 8009456:	d407      	bmi.n	8009468 <__swsetup_r+0x30>
 8009458:	2209      	movs	r2, #9
 800945a:	602a      	str	r2, [r5, #0]
 800945c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009460:	81a3      	strh	r3, [r4, #12]
 8009462:	f04f 30ff 	mov.w	r0, #4294967295
 8009466:	e033      	b.n	80094d0 <__swsetup_r+0x98>
 8009468:	0758      	lsls	r0, r3, #29
 800946a:	d512      	bpl.n	8009492 <__swsetup_r+0x5a>
 800946c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800946e:	b141      	cbz	r1, 8009482 <__swsetup_r+0x4a>
 8009470:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009474:	4299      	cmp	r1, r3
 8009476:	d002      	beq.n	800947e <__swsetup_r+0x46>
 8009478:	4628      	mov	r0, r5
 800947a:	f7fd fc01 	bl	8006c80 <_free_r>
 800947e:	2300      	movs	r3, #0
 8009480:	6363      	str	r3, [r4, #52]	@ 0x34
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009488:	81a3      	strh	r3, [r4, #12]
 800948a:	2300      	movs	r3, #0
 800948c:	6063      	str	r3, [r4, #4]
 800948e:	6923      	ldr	r3, [r4, #16]
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	89a3      	ldrh	r3, [r4, #12]
 8009494:	f043 0308 	orr.w	r3, r3, #8
 8009498:	81a3      	strh	r3, [r4, #12]
 800949a:	6923      	ldr	r3, [r4, #16]
 800949c:	b94b      	cbnz	r3, 80094b2 <__swsetup_r+0x7a>
 800949e:	89a3      	ldrh	r3, [r4, #12]
 80094a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094a8:	d003      	beq.n	80094b2 <__swsetup_r+0x7a>
 80094aa:	4621      	mov	r1, r4
 80094ac:	4628      	mov	r0, r5
 80094ae:	f000 f883 	bl	80095b8 <__smakebuf_r>
 80094b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094b6:	f013 0201 	ands.w	r2, r3, #1
 80094ba:	d00a      	beq.n	80094d2 <__swsetup_r+0x9a>
 80094bc:	2200      	movs	r2, #0
 80094be:	60a2      	str	r2, [r4, #8]
 80094c0:	6962      	ldr	r2, [r4, #20]
 80094c2:	4252      	negs	r2, r2
 80094c4:	61a2      	str	r2, [r4, #24]
 80094c6:	6922      	ldr	r2, [r4, #16]
 80094c8:	b942      	cbnz	r2, 80094dc <__swsetup_r+0xa4>
 80094ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80094ce:	d1c5      	bne.n	800945c <__swsetup_r+0x24>
 80094d0:	bd38      	pop	{r3, r4, r5, pc}
 80094d2:	0799      	lsls	r1, r3, #30
 80094d4:	bf58      	it	pl
 80094d6:	6962      	ldrpl	r2, [r4, #20]
 80094d8:	60a2      	str	r2, [r4, #8]
 80094da:	e7f4      	b.n	80094c6 <__swsetup_r+0x8e>
 80094dc:	2000      	movs	r0, #0
 80094de:	e7f7      	b.n	80094d0 <__swsetup_r+0x98>
 80094e0:	20000048 	.word	0x20000048

080094e4 <_raise_r>:
 80094e4:	291f      	cmp	r1, #31
 80094e6:	b538      	push	{r3, r4, r5, lr}
 80094e8:	4605      	mov	r5, r0
 80094ea:	460c      	mov	r4, r1
 80094ec:	d904      	bls.n	80094f8 <_raise_r+0x14>
 80094ee:	2316      	movs	r3, #22
 80094f0:	6003      	str	r3, [r0, #0]
 80094f2:	f04f 30ff 	mov.w	r0, #4294967295
 80094f6:	bd38      	pop	{r3, r4, r5, pc}
 80094f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80094fa:	b112      	cbz	r2, 8009502 <_raise_r+0x1e>
 80094fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009500:	b94b      	cbnz	r3, 8009516 <_raise_r+0x32>
 8009502:	4628      	mov	r0, r5
 8009504:	f000 f830 	bl	8009568 <_getpid_r>
 8009508:	4622      	mov	r2, r4
 800950a:	4601      	mov	r1, r0
 800950c:	4628      	mov	r0, r5
 800950e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009512:	f000 b817 	b.w	8009544 <_kill_r>
 8009516:	2b01      	cmp	r3, #1
 8009518:	d00a      	beq.n	8009530 <_raise_r+0x4c>
 800951a:	1c59      	adds	r1, r3, #1
 800951c:	d103      	bne.n	8009526 <_raise_r+0x42>
 800951e:	2316      	movs	r3, #22
 8009520:	6003      	str	r3, [r0, #0]
 8009522:	2001      	movs	r0, #1
 8009524:	e7e7      	b.n	80094f6 <_raise_r+0x12>
 8009526:	2100      	movs	r1, #0
 8009528:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800952c:	4620      	mov	r0, r4
 800952e:	4798      	blx	r3
 8009530:	2000      	movs	r0, #0
 8009532:	e7e0      	b.n	80094f6 <_raise_r+0x12>

08009534 <raise>:
 8009534:	4b02      	ldr	r3, [pc, #8]	@ (8009540 <raise+0xc>)
 8009536:	4601      	mov	r1, r0
 8009538:	6818      	ldr	r0, [r3, #0]
 800953a:	f7ff bfd3 	b.w	80094e4 <_raise_r>
 800953e:	bf00      	nop
 8009540:	20000048 	.word	0x20000048

08009544 <_kill_r>:
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	4d07      	ldr	r5, [pc, #28]	@ (8009564 <_kill_r+0x20>)
 8009548:	2300      	movs	r3, #0
 800954a:	4604      	mov	r4, r0
 800954c:	4608      	mov	r0, r1
 800954e:	4611      	mov	r1, r2
 8009550:	602b      	str	r3, [r5, #0]
 8009552:	f7f8 fe68 	bl	8002226 <_kill>
 8009556:	1c43      	adds	r3, r0, #1
 8009558:	d102      	bne.n	8009560 <_kill_r+0x1c>
 800955a:	682b      	ldr	r3, [r5, #0]
 800955c:	b103      	cbz	r3, 8009560 <_kill_r+0x1c>
 800955e:	6023      	str	r3, [r4, #0]
 8009560:	bd38      	pop	{r3, r4, r5, pc}
 8009562:	bf00      	nop
 8009564:	20000474 	.word	0x20000474

08009568 <_getpid_r>:
 8009568:	f7f8 be55 	b.w	8002216 <_getpid>

0800956c <__swhatbuf_r>:
 800956c:	b570      	push	{r4, r5, r6, lr}
 800956e:	460c      	mov	r4, r1
 8009570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009574:	2900      	cmp	r1, #0
 8009576:	b096      	sub	sp, #88	@ 0x58
 8009578:	4615      	mov	r5, r2
 800957a:	461e      	mov	r6, r3
 800957c:	da0d      	bge.n	800959a <__swhatbuf_r+0x2e>
 800957e:	89a3      	ldrh	r3, [r4, #12]
 8009580:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009584:	f04f 0100 	mov.w	r1, #0
 8009588:	bf14      	ite	ne
 800958a:	2340      	movne	r3, #64	@ 0x40
 800958c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009590:	2000      	movs	r0, #0
 8009592:	6031      	str	r1, [r6, #0]
 8009594:	602b      	str	r3, [r5, #0]
 8009596:	b016      	add	sp, #88	@ 0x58
 8009598:	bd70      	pop	{r4, r5, r6, pc}
 800959a:	466a      	mov	r2, sp
 800959c:	f000 f848 	bl	8009630 <_fstat_r>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	dbec      	blt.n	800957e <__swhatbuf_r+0x12>
 80095a4:	9901      	ldr	r1, [sp, #4]
 80095a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80095aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80095ae:	4259      	negs	r1, r3
 80095b0:	4159      	adcs	r1, r3
 80095b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80095b6:	e7eb      	b.n	8009590 <__swhatbuf_r+0x24>

080095b8 <__smakebuf_r>:
 80095b8:	898b      	ldrh	r3, [r1, #12]
 80095ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095bc:	079d      	lsls	r5, r3, #30
 80095be:	4606      	mov	r6, r0
 80095c0:	460c      	mov	r4, r1
 80095c2:	d507      	bpl.n	80095d4 <__smakebuf_r+0x1c>
 80095c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80095c8:	6023      	str	r3, [r4, #0]
 80095ca:	6123      	str	r3, [r4, #16]
 80095cc:	2301      	movs	r3, #1
 80095ce:	6163      	str	r3, [r4, #20]
 80095d0:	b003      	add	sp, #12
 80095d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095d4:	ab01      	add	r3, sp, #4
 80095d6:	466a      	mov	r2, sp
 80095d8:	f7ff ffc8 	bl	800956c <__swhatbuf_r>
 80095dc:	9f00      	ldr	r7, [sp, #0]
 80095de:	4605      	mov	r5, r0
 80095e0:	4639      	mov	r1, r7
 80095e2:	4630      	mov	r0, r6
 80095e4:	f7fd fbc0 	bl	8006d68 <_malloc_r>
 80095e8:	b948      	cbnz	r0, 80095fe <__smakebuf_r+0x46>
 80095ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095ee:	059a      	lsls	r2, r3, #22
 80095f0:	d4ee      	bmi.n	80095d0 <__smakebuf_r+0x18>
 80095f2:	f023 0303 	bic.w	r3, r3, #3
 80095f6:	f043 0302 	orr.w	r3, r3, #2
 80095fa:	81a3      	strh	r3, [r4, #12]
 80095fc:	e7e2      	b.n	80095c4 <__smakebuf_r+0xc>
 80095fe:	89a3      	ldrh	r3, [r4, #12]
 8009600:	6020      	str	r0, [r4, #0]
 8009602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009606:	81a3      	strh	r3, [r4, #12]
 8009608:	9b01      	ldr	r3, [sp, #4]
 800960a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800960e:	b15b      	cbz	r3, 8009628 <__smakebuf_r+0x70>
 8009610:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009614:	4630      	mov	r0, r6
 8009616:	f000 f81d 	bl	8009654 <_isatty_r>
 800961a:	b128      	cbz	r0, 8009628 <__smakebuf_r+0x70>
 800961c:	89a3      	ldrh	r3, [r4, #12]
 800961e:	f023 0303 	bic.w	r3, r3, #3
 8009622:	f043 0301 	orr.w	r3, r3, #1
 8009626:	81a3      	strh	r3, [r4, #12]
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	431d      	orrs	r5, r3
 800962c:	81a5      	strh	r5, [r4, #12]
 800962e:	e7cf      	b.n	80095d0 <__smakebuf_r+0x18>

08009630 <_fstat_r>:
 8009630:	b538      	push	{r3, r4, r5, lr}
 8009632:	4d07      	ldr	r5, [pc, #28]	@ (8009650 <_fstat_r+0x20>)
 8009634:	2300      	movs	r3, #0
 8009636:	4604      	mov	r4, r0
 8009638:	4608      	mov	r0, r1
 800963a:	4611      	mov	r1, r2
 800963c:	602b      	str	r3, [r5, #0]
 800963e:	f7f8 fe52 	bl	80022e6 <_fstat>
 8009642:	1c43      	adds	r3, r0, #1
 8009644:	d102      	bne.n	800964c <_fstat_r+0x1c>
 8009646:	682b      	ldr	r3, [r5, #0]
 8009648:	b103      	cbz	r3, 800964c <_fstat_r+0x1c>
 800964a:	6023      	str	r3, [r4, #0]
 800964c:	bd38      	pop	{r3, r4, r5, pc}
 800964e:	bf00      	nop
 8009650:	20000474 	.word	0x20000474

08009654 <_isatty_r>:
 8009654:	b538      	push	{r3, r4, r5, lr}
 8009656:	4d06      	ldr	r5, [pc, #24]	@ (8009670 <_isatty_r+0x1c>)
 8009658:	2300      	movs	r3, #0
 800965a:	4604      	mov	r4, r0
 800965c:	4608      	mov	r0, r1
 800965e:	602b      	str	r3, [r5, #0]
 8009660:	f7f8 fe51 	bl	8002306 <_isatty>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	d102      	bne.n	800966e <_isatty_r+0x1a>
 8009668:	682b      	ldr	r3, [r5, #0]
 800966a:	b103      	cbz	r3, 800966e <_isatty_r+0x1a>
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	bd38      	pop	{r3, r4, r5, pc}
 8009670:	20000474 	.word	0x20000474

08009674 <_init>:
 8009674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009676:	bf00      	nop
 8009678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800967a:	bc08      	pop	{r3}
 800967c:	469e      	mov	lr, r3
 800967e:	4770      	bx	lr

08009680 <_fini>:
 8009680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009682:	bf00      	nop
 8009684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009686:	bc08      	pop	{r3}
 8009688:	469e      	mov	lr, r3
 800968a:	4770      	bx	lr
