// Seed: 582725053
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    output wor id_5,
    output wire id_6,
    input supply0 id_7
    , id_10,
    output wire id_8
);
  assign id_6 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6,
    output uwire id_7,
    input wire id_8,
    input supply1 id_9,
    output wire id_10,
    input supply1 id_11
    , id_16,
    output supply0 id_12,
    output wor id_13,
    output tri1 id_14
);
  wire id_17;
  and (id_1, id_3, id_16, id_9, id_5, id_4, id_0, id_11);
  module_0(
      id_6, id_11, id_3, id_5, id_4, id_14, id_13, id_11, id_1
  );
endmodule
