{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:11:14 2022 " "Info: Processing started: Wed Nov 16 17:11:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s71.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s71.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s71 " "Info: Found entity 1: s71" {  } { { "s71.bdf" "" { Schematic "E:/lab7/s71.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v71_revcnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v71_revcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 v71_revcnt " "Info: Found entity 1: v71_revcnt" {  } { { "v71_revcnt.v" "" { Text "E:/lab7/v71_revcnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v72_24cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v72_24cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 v72_24cnt " "Info: Found entity 1: v72_24cnt" {  } { { "v72_24cnt.v" "" { Text "E:/lab7/v72_24cnt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv72.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv72.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv72 " "Info: Found entity 1: sv72" {  } { { "sv72.bdf" "" { Schematic "E:/lab7/sv72.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s73_cdiv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s73_cdiv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s73_cdiv1 " "Info: Found entity 1: s73_cdiv1" {  } { { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v73_cdiv1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v73_cdiv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 v73_cdiv1 " "Info: Found entity 1: v73_cdiv1" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv73_cdiv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv73_cdiv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv73_cdiv1 " "Info: Found entity 1: sv73_cdiv1" {  } { { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sv73_cdiv1 " "Info: Elaborating entity \"sv73_cdiv1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s73_cdiv1 s73_cdiv1:inst " "Info: Elaborating entity \"s73_cdiv1\" for hierarchy \"s73_cdiv1:inst\"" {  } { { "sv73_cdiv1.bdf" "inst" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 176 480 608 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4count s73_cdiv1:inst\|4count:inst " "Info: Elaborating entity \"4count\" for hierarchy \"s73_cdiv1:inst\|4count:inst\"" {  } { { "s73_cdiv1.bdf" "inst" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 184 688 808 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "s73_cdiv1:inst\|4count:inst " "Info: Elaborated megafunction instantiation \"s73_cdiv1:inst\|4count:inst\"" {  } { { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 184 688 808 376 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v73_cdiv1 v73_cdiv1:inst1 " "Info: Elaborating entity \"v73_cdiv1\" for hierarchy \"v73_cdiv1:inst1\"" {  } { { "sv73_cdiv1.bdf" "inst1" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 488 608 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 v73_cdiv1.v(9) " "Warning (10230): Verilog HDL assignment warning at v73_cdiv1.v(9): truncated value with size 32 to match size of target (4)" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Info: Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab7 " "Warning: Ignored assignments for entity \"lab7\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity lab7 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab7 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "s71 " "Warning: Ignored assignments for entity \"s71\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity s71 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity s71 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity s71 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity s71 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:11:16 2022 " "Info: Processing ended: Wed Nov 16 17:11:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:11:17 2022 " "Info: Processing started: Wed Nov 16 17:11:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7 EPM570ZM256C7 " "Info: Selected device EPM570ZM256C7 for design \"lab7\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "Warning: No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_clr " "Info: Pin s_clr not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_clr } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 200 720 896 216 "s_clr" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_clr " "Info: Pin v_clr not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_clr } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[3\] " "Info: Pin s_q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[3] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[2\] " "Info: Pin s_q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[2] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[1\] " "Info: Pin s_q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[1] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_q\[0\] " "Info: Pin s_q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { s_q[0] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 232 712 888 248 "s_q\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[3\] " "Info: Pin v_q3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[3] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[2\] " "Info: Pin v_q3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[2] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[1\] " "Info: Pin v_q3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[1] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "v_q3\[0\] " "Info: Pin v_q3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { v_q3[0] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 320 736 912 336 "v_q3\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_q3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[2\] " "Info: Pin n\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[2] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[0\] " "Info: Pin n\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[0] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[3\] " "Info: Pin n\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[3] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[1\] " "Info: Pin n\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { n[1] } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c } } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "c Global clock in PIN K1 " "Info: Automatically promoted signal \"c\" to use Global clock in PIN K1" {  } { { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 4 10 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 4 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 77 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  77 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 82 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "18.964 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 18.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.760 ns) + CELL(0.968 ns) 7.698 ns v73_cdiv1:inst1\|clr~1 2 COMB LAB_X5_Y5 1 " "Info: 2: + IC(5.760 ns) + CELL(0.968 ns) = 7.698 ns; Loc. = LAB_X5_Y5; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { n[2] v73_cdiv1:inst1|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.978 ns) + CELL(2.247 ns) 13.923 ns v73_cdiv1:inst1\|clr 3 COMB LAB_X2_Y4 5 " "Info: 3: + IC(3.978 ns) + CELL(2.247 ns) = 13.923 ns; Loc. = LAB_X2_Y4; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(1.974 ns) 18.964 ns v_clr 4 PIN PIN_P1 0 " "Info: 4: + IC(3.067 ns) + CELL(1.974 ns) = 18.964 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'v_clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.159 ns ( 32.48 % ) " "Info: Total cell delay = 6.159 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.805 ns ( 67.52 % ) " "Info: Total interconnect delay = 12.805 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.964 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:11:18 2022 " "Info: Processing ended: Wed Nov 16 17:11:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:11:19 2022 " "Info: Processing started: Wed Nov 16 17:11:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:11:19 2022 " "Info: Processing ended: Wed Nov 16 17:11:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:11:20 2022 " "Info: Processing started: Wed Nov 16 17:11:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM570ZM256C7 " "Warning: Timing characteristics of device EPM570ZM256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "c register v73_cdiv1:inst1\|q\[3\] register v73_cdiv1:inst1\|q\[1\] 63.52 MHz 15.742 ns Internal " "Info: Clock \"c\" has Internal fmax of 63.52 MHz between source register \"v73_cdiv1:inst1\|q\[3\]\" and destination register \"v73_cdiv1:inst1\|q\[1\]\" (period= 15.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.934 ns + Longest register register " "Info: + Longest register to register delay is 14.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst1\|q\[3\] 1 REG LC_X5_Y5_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.605 ns) + CELL(1.931 ns) 7.536 ns v73_cdiv1:inst1\|clr~52 2 COMB LC_X2_Y4_N1 1 " "Info: 2: + IC(5.605 ns) + CELL(1.931 ns) = 7.536 ns; Loc. = LC_X2_Y4_N1; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.438 ns) 9.587 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(1.613 ns) + CELL(0.438 ns) = 9.587 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.605 ns) + CELL(0.742 ns) 14.934 ns v73_cdiv1:inst1\|q\[1\] 4 REG LC_X5_Y5_N2 5 " "Info: 4: + IC(4.605 ns) + CELL(0.742 ns) = 14.934 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.111 ns ( 20.83 % ) " "Info: Total cell delay = 3.111 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.823 ns ( 79.17 % ) " "Info: Total interconnect delay = 11.823 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.934 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.934 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 5.605ns 1.613ns 4.605ns } { 0.000ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[1\] 2 REG LC_X5_Y5_N2 5 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 4.184 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[3\] 2 REG LC_X5_Y5_N6 3 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.934 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.934 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 5.605ns 1.613ns 4.605ns } { 0.000ns 1.931ns 0.438ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v73_cdiv1:inst1\|q\[1\] n\[2\] c 15.937 ns register " "Info: tsu for register \"v73_cdiv1:inst1\|q\[1\]\" (data pin = \"n\[2\]\", clock pin = \"c\") is 15.937 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.802 ns + Longest pin register " "Info: + Longest pin to register delay is 19.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.968 ns) 7.919 ns v73_cdiv1:inst1\|clr~1 2 COMB LC_X5_Y5_N9 1 " "Info: 2: + IC(5.981 ns) + CELL(0.968 ns) = 7.919 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { n[2] v73_cdiv1:inst1|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.568 ns) + CELL(0.968 ns) 14.455 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(5.568 ns) + CELL(0.968 ns) = 14.455 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.536 ns" { v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.605 ns) + CELL(0.742 ns) 19.802 ns v73_cdiv1:inst1\|q\[1\] 4 REG LC_X5_Y5_N2 5 " "Info: 4: + IC(4.605 ns) + CELL(0.742 ns) = 19.802 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.648 ns ( 18.42 % ) " "Info: Total cell delay = 3.648 ns ( 18.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.154 ns ( 81.58 % ) " "Info: Total interconnect delay = 16.154 ns ( 81.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.802 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.802 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst1|clr~1 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 5.981ns 5.568ns 4.605ns } { 0.000ns 0.970ns 0.968ns 0.968ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[1\] 2 REG LC_X5_Y5_N2 5 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.802 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.802 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst1|clr~1 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 5.981ns 5.568ns 4.605ns } { 0.000ns 0.970ns 0.968ns 0.968ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c v_clr v73_cdiv1:inst1\|q\[3\] 20.220 ns register " "Info: tco from clock \"c\" to destination pin \"v_clr\" through register \"v73_cdiv1:inst1\|q\[3\]\" is 20.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 4.184 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[3\] 2 REG LC_X5_Y5_N6 3 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.547 ns + Longest register pin " "Info: + Longest register to pin delay is 15.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst1\|q\[3\] 1 REG LC_X5_Y5_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.605 ns) + CELL(1.931 ns) 7.536 ns v73_cdiv1:inst1\|clr~52 2 COMB LC_X2_Y4_N1 1 " "Info: 2: + IC(5.605 ns) + CELL(1.931 ns) = 7.536 ns; Loc. = LC_X2_Y4_N1; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.438 ns) 9.587 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(1.613 ns) + CELL(0.438 ns) = 9.587 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(1.974 ns) 15.547 ns v_clr 4 PIN PIN_P1 0 " "Info: 4: + IC(3.986 ns) + CELL(1.974 ns) = 15.547 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'v_clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.343 ns ( 27.93 % ) " "Info: Total cell delay = 4.343 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.204 ns ( 72.07 % ) " "Info: Total interconnect delay = 11.204 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.547 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.547 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v_clr {} } { 0.000ns 5.605ns 1.613ns 3.986ns } { 0.000ns 1.931ns 0.438ns 1.974ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.547 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.547 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v_clr {} } { 0.000ns 5.605ns 1.613ns 3.986ns } { 0.000ns 1.931ns 0.438ns 1.974ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "n\[2\] v_clr 20.415 ns Longest " "Info: Longest tpd from source pin \"n\[2\]\" to destination pin \"v_clr\" is 20.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.968 ns) 7.919 ns v73_cdiv1:inst1\|clr~1 2 COMB LC_X5_Y5_N9 1 " "Info: 2: + IC(5.981 ns) + CELL(0.968 ns) = 7.919 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { n[2] v73_cdiv1:inst1|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.568 ns) + CELL(0.968 ns) 14.455 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(5.568 ns) + CELL(0.968 ns) = 14.455 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.536 ns" { v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(1.974 ns) 20.415 ns v_clr 4 PIN PIN_P1 0 " "Info: 4: + IC(3.986 ns) + CELL(1.974 ns) = 20.415 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'v_clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.880 ns ( 23.90 % ) " "Info: Total cell delay = 4.880 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.535 ns ( 76.10 % ) " "Info: Total interconnect delay = 15.535 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.415 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.415 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst1|clr~1 {} v73_cdiv1:inst1|clr {} v_clr {} } { 0.000ns 0.000ns 5.981ns 5.568ns 3.986ns } { 0.000ns 0.970ns 0.968ns 0.968ns 1.974ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "s73_cdiv1:inst\|4count:inst\|44 n\[3\] c -7.172 ns register " "Info: th for register \"s73_cdiv1:inst\|4count:inst\|44\" (data pin = \"n\[3\]\", clock pin = \"c\") is -7.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns s73_cdiv1:inst\|4count:inst\|44 2 REG LC_X2_Y4_N9 4 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y4_N9; Fanout = 4; REG Node = 's73_cdiv1:inst\|4count:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.395 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[3\] 1 PIN PIN_D1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_D1; Fanout = 2; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.546 ns) + CELL(1.931 ns) 9.447 ns s73_cdiv1:inst\|inst5~37 2 COMB LC_X2_Y4_N7 1 " "Info: 2: + IC(6.546 ns) + CELL(1.931 ns) = 9.447 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; COMB Node = 's73_cdiv1:inst\|inst5~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { n[3] s73_cdiv1:inst|inst5~37 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.438 ns) 10.269 ns s73_cdiv1:inst\|inst5 3 COMB LC_X2_Y4_N8 6 " "Info: 3: + IC(0.384 ns) + CELL(0.438 ns) = 10.269 ns; Loc. = LC_X2_Y4_N8; Fanout = 6; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { s73_cdiv1:inst|inst5~37 s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.742 ns) 11.395 ns s73_cdiv1:inst\|4count:inst\|44 4 REG LC_X2_Y4_N9 4 " "Info: 4: + IC(0.384 ns) + CELL(0.742 ns) = 11.395 ns; Loc. = LC_X2_Y4_N9; Fanout = 4; REG Node = 's73_cdiv1:inst\|4count:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.081 ns ( 35.81 % ) " "Info: Total cell delay = 4.081 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.314 ns ( 64.19 % ) " "Info: Total interconnect delay = 7.314 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { n[3] s73_cdiv1:inst|inst5~37 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~37 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 6.546ns 0.384ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { n[3] s73_cdiv1:inst|inst5~37 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~37 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 6.546ns 0.384ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:11:21 2022 " "Info: Processing ended: Wed Nov 16 17:11:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
