<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 16 20:49:49 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     spi_lcd
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets debug_led2_c_3]
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.451ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_711__i0  (from debug_led2_c_3 +)
   Destination:    FD1S3IX    CD             count_711__i0  (to debug_led2_c_3 +)

   Delay:                   3.403ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.403ns data_path count_711__i0 to count_711__i0 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.451ns

 Path Details: count_711__i0 to count_711__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_711__i0 (from debug_led2_c_3)
Route        12   e 1.432                                  count[0]
LUT4        ---     0.448              C to Z              \segment_led_inst/i2_3_lut_4_lut
Route         4   e 1.120                                  count_3__N_11
                  --------
                    3.403  (25.0% logic, 75.0% route), 2 logic levels.


Passed:  The following path meets requirements by 1.451ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_711__i0  (from debug_led2_c_3 +)
   Destination:    FD1S3IX    CD             count_711__i1  (to debug_led2_c_3 +)

   Delay:                   3.403ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.403ns data_path count_711__i0 to count_711__i1 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.451ns

 Path Details: count_711__i0 to count_711__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_711__i0 (from debug_led2_c_3)
Route        12   e 1.432                                  count[0]
LUT4        ---     0.448              C to Z              \segment_led_inst/i2_3_lut_4_lut
Route         4   e 1.120                                  count_3__N_11
                  --------
                    3.403  (25.0% logic, 75.0% route), 2 logic levels.


Passed:  The following path meets requirements by 1.451ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_711__i0  (from debug_led2_c_3 +)
   Destination:    FD1S3IX    CD             count_711__i2  (to debug_led2_c_3 +)

   Delay:                   3.403ns  (25.0% logic, 75.0% route), 2 logic levels.

 Constraint Details:

      3.403ns data_path count_711__i0 to count_711__i2 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.451ns

 Path Details: count_711__i0 to count_711__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_711__i0 (from debug_led2_c_3)
Route        12   e 1.432                                  count[0]
LUT4        ---     0.448              C to Z              \segment_led_inst/i2_3_lut_4_lut
Route         4   e 1.120                                  count_3__N_11
                  --------
                    3.403  (25.0% logic, 75.0% route), 2 logic levels.

Report: 3.549 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sys_clk_50MHz]
            4088 items scored, 4088 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.809ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:                  12.663ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     12.663ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.809ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_50MHz)
Route       395   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7697_2_lut_rep_366
Route        19   e 1.524                                  \lcd_show_char_inst/n14857
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i684_3_lut_4_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n684_adj_617
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i445_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n445
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i12872_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12812
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i12180
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12826
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12187_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12833
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i12191
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12837
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i12193
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12839
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i4095_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[2]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i3_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_356[2]
                  --------
                   12.663  (36.5% logic, 63.5% route), 12 logic levels.


Error:  The following path violates requirements by 7.809ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:                  12.663ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     12.663ns data_path \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.809ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i2 to \lcd_show_char_inst/temp_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i2 (from sys_clk_50MHz)
Route       395   e 0.388                                  \lcd_show_char_inst/rom_addr[2]
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i7697_2_lut_rep_366
Route        19   e 1.524                                  \lcd_show_char_inst/n14857
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i684_3_lut_4_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n684_adj_617
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i445_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n445_adj_667
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i12132
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12778
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12146_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12792
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12939_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12799
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i12157
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12803
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i12159
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12805
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i4095_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[3]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i4_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_356[3]
                  --------
                   12.663  (36.5% logic, 63.5% route), 12 logic levels.


Error:  The following path violates requirements by 7.809ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FD1P3AX    D              \lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:                  12.663ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     12.663ns data_path \lcd_show_char_inst/rom_addr_i0_i1 to \lcd_show_char_inst/temp_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 7.809ns

 Path Details: \lcd_show_char_inst/rom_addr_i0_i1 to \lcd_show_char_inst/temp_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \lcd_show_char_inst/rom_addr_i0_i1 (from sys_clk_50MHz)
Route       372   e 0.388                                  \lcd_show_char_inst/rom_addr[1]
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i7697_2_lut_rep_366
Route        19   e 1.524                                  \lcd_show_char_inst/n14857
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_4_i684_3_lut_4_lut_4_lut
Route         5   e 1.174                                  \lcd_show_char_inst/char_ram_inst/n684_adj_617
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i444_3_lut
Route         2   e 0.954                                  \lcd_show_char_inst/char_ram_inst/n444
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i445_3_lut
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n445
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/i12872_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12812
MUXL5       ---     0.212           ALUT to Z              \lcd_show_char_inst/char_ram_inst/i12180
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12826
LUT4        ---     0.448              B to Z              \lcd_show_char_inst/char_ram_inst/i12187_3_lut
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12833
MUXL5       ---     0.212           BLUT to Z              \lcd_show_char_inst/char_ram_inst/i12191
Route         1   e 0.020                                  \lcd_show_char_inst/char_ram_inst/n12837
MUXL5       ---     0.212             D0 to Z              \lcd_show_char_inst/char_ram_inst/i12193
Route         1   e 0.788                                  \lcd_show_char_inst/char_ram_inst/n12839
LUT4        ---     0.448              A to Z              \lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i4095_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/rom_q[2]
LUT4        ---     0.448              D to Z              \lcd_show_char_inst/temp_7__I_0_i3_3_lut_4_lut
Route         1   e 0.788                                  \lcd_show_char_inst/temp_7__N_356[2]
                  --------
                   12.663  (36.5% logic, 63.5% route), 12 logic levels.

Warning: 12.809 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets debug_led2_c_3]          |     5.000 ns|     3.549 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |     5.000 ns|    12.809 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\lcd_show_char_inst/rom_addr[1]         |     372|     968|     23.68%
                                        |        |        |
\lcd_show_char_inst/rom_addr[2]         |     395|     961|     23.51%
                                        |        |        |
\lcd_show_char_inst/rom_addr[0]         |     499|     763|     18.66%
                                        |        |        |
\lcd_show_char_inst/rom_addr[3]         |     512|     691|     16.90%
                                        |        |        |
\lcd_show_char_inst/rom_q[2]            |       1|     689|     16.85%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[2]    |       1|     689|     16.85%
                                        |        |        |
\lcd_show_char_inst/rom_q[3]            |       1|     667|     16.32%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[3]    |       1|     667|     16.32%
                                        |        |        |
\lcd_show_char_inst/rom_q[1]            |       1|     628|     15.36%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[1]    |       1|     628|     15.36%
                                        |        |        |
\lcd_show_char_inst/rom_q[4]            |       1|     622|     15.22%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[4]    |       1|     622|     15.22%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12839|       1|     559|     13.67%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12805|       1|     544|     13.31%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12854|       1|     499|     12.21%
                                        |        |        |
\lcd_show_char_inst/char_ram_inst/n12994|       1|     486|     11.89%
                                        |        |        |
\lcd_show_char_inst/rom_q[5]            |       1|     486|     11.89%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[5]    |       1|     486|     11.89%
                                        |        |        |
\lcd_show_char_inst/rom_q[0]            |       1|     410|     10.03%
                                        |        |        |
\lcd_show_char_inst/temp_7__N_356[0]    |       1|     410|     10.03%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4088  Score: 18295702

Constraints cover  7824 paths, 2069 nets, and 6647 connections (96.2% coverage)


Peak memory: 176549888 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
