{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728338808994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728338808994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 16:06:48 2024 " "Processing started: Mon Oct  7 16:06:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728338808994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338808994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off student_circuit -c student_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off student_circuit -c student_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338808994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728338809049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728338809049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q3b.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q3b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q3b " "Found entity 1: student_circuit_Q3b" {  } { { "student_circuit_Q3b.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q3b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q3a.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q3a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q3a " "Found entity 1: student_circuit_Q3a" {  } { { "student_circuit_Q3a.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q3a.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q5.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q5 " "Found entity 1: student_circuit_Q5" {  } { { "student_circuit_Q5.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811863 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\" student_circuit_Q4.sv(19) " "Verilog HDL syntax error at student_circuit_Q4.sv(19) near text: \"endmodule\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "student_circuit_Q4.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q4.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "student_circuit_Q4 student_circuit_Q4.sv(1) " "Ignored design unit \"student_circuit_Q4\" at student_circuit_Q4.sv(1) due to previous errors" {  } { { "student_circuit_Q4.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q4.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q4.sv 0 0 " "Found 0 design units, including 0 entities, in source file student_circuit_Q4.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q2.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q2 " "Found entity 1: student_circuit_Q2" {  } { { "student_circuit_Q2.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_Q1.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_Q1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_Q1 " "Found entity 1: student_circuit_Q1" {  } { { "student_circuit_Q1.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_Q1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit_preamble.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit_preamble.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit_preamble " "Found entity 1: student_circuit_preamble" {  } { { "student_circuit_preamble.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit_preamble.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "student_circuit.sv 1 1 " "Found 1 design units, including 1 entities, in source file student_circuit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 student_circuit " "Found entity 1: student_circuit" {  } { { "student_circuit.sv" "" { Text "/home/saima/intelFPGA_lite/cme341/old_midterms/2016/student_circuit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728338811864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728338811879 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  7 16:06:51 2024 " "Processing ended: Mon Oct  7 16:06:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728338811879 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728338811879 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728338811879 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338811879 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728338812460 ""}
