// Seed: 3263160713
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    input id_6
);
  logic id_7 = !id_2 & 1;
  tri   id_8;
  assign id_8[1'h0] = id_7;
endmodule
