#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 04 14:04:25 2016
# Process ID: 4000
# Current directory: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2600 C:\Users\Mike\Documents\osiris-hdl\projects\zybo_linebuffer_test\zybo_linebuffer_test.xpr
# Log file: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/vivado.log
# Journal file: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_i_buf_controller_0_0/design_1_i_buf_controller_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_test_pattern_generator_0_0/design_1_test_pattern_generator_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 834.051 ; gain = 283.742
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 04 14:05:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/synth_1/runme.log
[Mon Apr 04 14:05:10 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 903.316 ; gain = 2.836
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk/linebuffer_test_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk/linebuffer_test_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.sdk/linebuffer_test_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.xpr
INFO: [Project 1-313] Project file moved from '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.ip_user_files/ipstatic', nor could it be found using path 'C:/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1012.066 ; gain = 23.406
current_project zybo_linebuffer_test
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.656 ; gain = 3.590
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:1.5 - dvi2rgb_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Successfully read diagram <zybo_dvi_input> from BD file <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1059.066 ; gain = 43.410
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
startgroup
set_property -dict [list CONFIG.kClkRange {1}] [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hw_handoff/zybo_dvi_input.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hw_handoff/zybo_dvi_input_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input.hwdef
[Mon Apr 04 14:44:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/synth_1/runme.log
[Mon Apr 04 14:44:34 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
startgroup
set_property -dict [list CONFIG.kEmulateDDC {false} CONFIG.kESIDFile {}] [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [BD 41-1683] Interface pin /dvi2rgb_0/DDC is now disabled. It's connection to the interface '/DDC' has been removed. 
delete_bd_objs [get_bd_intf_nets dvi2rgb_0_DDC]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hw_handoff/zybo_dvi_input.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hw_handoff/zybo_dvi_input_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input.hwdef
[Mon Apr 04 14:48:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/synth_1/runme.log
[Mon Apr 04 14:48:53 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name dvi2rgb_v1_5_project -directory C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.tmp/dvi2rgb_v1_5_project c:/Users/Mike/Documents/osiris-hdl/hdl/dvi2rgb_v1_5/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mike/documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.tmp/dvi2rgb_v1_5_project'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.594 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-792] Syncing company URL meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1143.594 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
set_property core_revision 21 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
close_project -delete
set_property  ip_repo_paths  {c:/users/mike/documents/osiris-hdl/hdl/dvi2rgb_v1_5 c:/Users/Mike/Documents/osiris-hdl/hdl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/mike/documents/osiris-hdl/hdl/dvi2rgb_v1_5'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
delete_bd_objs [get_bd_nets hdmi_clk_p_1] [get_bd_nets hdmi_clk_n_1] [get_bd_nets hdmi_d_p_1] [get_bd_nets hdmi_d_n_1] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets dvi2rgb_0_aPixelClkLckd] [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_cells dvi2rgb_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets hdmi_clk_p_1] [get_bd_nets hdmi_clk_n_1] [get_bd_nets hdmi_d_p_1] [get_bd_nets hdmi_d_n_1] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets dvi2rgb_0_aPixelClkLckd] [get_bd_intf_nets dvi2rgb_0_RGB] [get_bd_cells dvi2rgb_0]'
delete_bd_objs [get_bd_intf_ports DDC]
report_ip_status -name ip_status 
upgrade_ip -vlnv digilentinc.com:ip:dvi2rgb:1.5 [get_ips  zybo_dvi_input_dvi2rgb_0_0]
Upgrading 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd'
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
INFO: [IP_Flow 19-1972] Upgraded zybo_dvi_input_dvi2rgb_0_0 from DVI to RGB Video Decoder (Sink) 1.5 to DVI to RGB Video Decoder (Sink) 1.5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_dvi2rgb_0_0/zybo_dvi_input_dvi2rgb_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd> 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_input_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_input_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_input_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_input_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_input_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_input_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] zybo_dvi_input_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zybo_dvi_input_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_input_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hw_handoff/zybo_dvi_input.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hw_handoff/zybo_dvi_input_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/hdl/zybo_dvi_input.hwdef
[Mon Apr 04 14:54:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/synth_1/runme.log
[Mon Apr 04 14:54:34 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1202.895 ; gain = 41.863
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1202.895 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/zybo_dvi_input.bd}
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.xpr
INFO: [Project 1-313] Project file moved from '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files', nor could it be found using path 'c:/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files'.
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files/ipstatic', nor could it be found using path 'c:/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zybo_dvi_output.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zybo_dvi_output_test_pattern_generator_0_0

open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1202.895 ; gain = 0.000
current_project zybo_dvi_input
close_project
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- user.org:user:test_pattern_generator:1.0 - test_pattern_generator_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Successfully read diagram <zybo_dvi_output> from BD file <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1209.387 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:test_pattern_generator:1.0 [get_ips  zybo_dvi_output_test_pattern_generator_0_0]
Upgrading 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_dvi_output_test_pattern_generator_0_0 (test_pattern_generator_v1_0 1.0) from revision 9 to revision 11
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_test_pattern_generator_0_0/zybo_dvi_output_test_pattern_generator_0_0.upgrade_log'.
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
report_ip_status -name ip_status 
startgroup
endgroup
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_xlconstant_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_xlconstant_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Mon Apr 04 16:05:48 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Mon Apr 04 16:05:48 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1248.863 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210279772162A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
refresh_hw_server {localhost:3121}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772551A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.352 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.CLKOUT1_JITTER {150.675} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {109.241} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Mon Apr 04 17:39:44 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Mon Apr 04 17:39:45 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1289.352 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.CLKOUT1_JITTER {277.027} CONFIG.CLKOUT1_PHASE_ERROR {265.359} CONFIG.CLKOUT2_JITTER {208.542} CONFIG.CLKOUT2_PHASE_ERROR {265.359}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Mon Apr 04 17:46:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Mon Apr 04 17:46:50 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {36.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.000} CONFIG.MMCM_CLKOUT1_DIVIDE {3} CONFIG.CLKOUT1_JITTER {261.690} CONFIG.CLKOUT1_PHASE_ERROR {249.865} CONFIG.CLKOUT2_JITTER {198.991} CONFIG.CLKOUT2_PHASE_ERROR {249.865}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Mon Apr 04 17:51:51 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Mon Apr 04 17:51:51 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_project
create_project zybo_receiver C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver -part xc7z010clg400-1
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc
create_bd_design "zybo_receiver"
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.680 ; gain = 13.414
endgroup
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_i_buf_controller_0_0/design_1_i_buf_controller_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_test_pattern_generator_0_0/design_1_test_pattern_generator_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1532.238 ; gain = 148.559
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd}
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - o_linebuffer
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - o_axi_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - o_axi_cdma
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - vga_concat
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- mikeanthonywild.com:user:o_buf_controller:1.0 - o_buf_controller
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - i_linebuffer
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - i_axi_cdma
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - i_axi_bram_ctrl
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - bram_we_concat
Adding component instance block -- user.org:user:test_pattern_generator:1.0 - test_pattern_generator_0
Adding component instance block -- mikeanthonywild.com:user:i_buf_controller:1.0 - i_buf_controller_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - irq_concat
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - tpg_clk_gen
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - dvi_clk_gen
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <linebuffer_test> from BD file <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1668.719 ; gain = 136.480
current_project zybo_receiver
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  C:/Users/Mike/Documents/osiris-hdl/hdl [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.5 dvi2rgb_0
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
endgroup
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
set_property -dict [list CONFIG.kEmulateDDC {false}] [get_bd_cells dvi2rgb_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
startgroup
create_bd_port -dir I hdmi_clk_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_p] [get_bd_ports hdmi_clk_p]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Clk_p is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_port -dir I hdmi_clk_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Clk_n] [get_bd_ports hdmi_clk_n]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Clk_n is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 hdmi_d_p
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_p] [get_bd_ports hdmi_d_p]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Data_p is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 hdmi_d_n
connect_bd_net [get_bd_pins /dvi2rgb_0/TMDS_Data_n] [get_bd_ports hdmi_d_n]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/TMDS_Data_n is being overridden by the user. This pin will not be connected as a part of interface connection TMDS
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
set_property location {0.5 -115 236} [get_bd_cells clk_wiz_0]
set_property name dvi_clk_gen [get_bd_cells clk_wiz_0]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /dvi_clk_gen/clk_in1] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins dvi_clk_gen/clk_out1] [get_bd_pins dvi2rgb_0/RefClk]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {114.829}] [get_bd_cells dvi_clk_gen]
endgroup
set_property location {3 619 -196} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv mikeanthonywild.com:user:i_buf_controller:1.0 i_buf_controller_0
endgroup
connect_bd_net [get_bd_pins i_buf_controller_0/pclk] [get_bd_pins dvi2rgb_0/PixelClk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name GND [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells GND]
connect_bd_net [get_bd_pins GND/dout] [get_bd_pins i_buf_controller_0/reset_n]
set_property name VDD [get_bd_cells GND]
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells VDD]
endgroup
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVDE] [get_bd_pins i_buf_controller_0/vde]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property name tmds_channel_slice [get_bd_cells xlslice_0]
set_property name rgb_channel_slice [get_bd_cells tmds_channel_slice]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {24} CONFIG.DIN_TO {7} CONFIG.DIN_FROM {7}] [get_bd_cells rgb_channel_slice]
endgroup
connect_bd_net [get_bd_pins rgb_channel_slice/Din] [get_bd_pins dvi2rgb_0/vid_pData]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pData is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins rgb_channel_slice/Dout] [get_bd_pins i_buf_controller_0/i_data]
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells rgb_channel_slice]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pHSync] [get_bd_pins i_buf_controller_0/hsync]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins dvi2rgb_0/vid_pVSync] [get_bd_pins i_buf_controller_0/vsync]
WARNING: [BD 41-1306] The connection to interface pin /dvi2rgb_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
set_property name i_buf_controller [get_bd_cells i_buf_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins i_buf_controller/addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins dvi2rgb_0/PixelClk]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/dinb] [get_bd_pins i_buf_controller/o_data]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins VDD/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name GND [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells GND]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins GND/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
delete_bd_objs [get_bd_nets GND_dout1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name bram_we_concat [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells bram_we_concat]
connect_bd_net [get_bd_pins bram_we_concat/dout] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins i_buf_controller/we] [get_bd_pins bram_we_concat/In0]
connect_bd_net [get_bd_pins bram_we_concat/In1] [get_bd_pins bram_we_concat/In0]
connect_bd_net [get_bd_pins bram_we_concat/In2] [get_bd_pins bram_we_concat/In1]
connect_bd_net [get_bd_pins bram_we_concat/In3] [get_bd_pins bram_we_concat/In2]
regenerate_bd_layout
set_property name i_linebuffer [get_bd_cells blk_mem_gen_0]
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] zybo_receiver_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] zybo_receiver_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property name i_axi_bram_ctrl [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells i_axi_bram_ctrl]
connect_bd_intf_net [get_bd_intf_pins i_axi_bram_ctrl/BRAM_PORTA] [get_bd_intf_pins i_linebuffer/BRAM_PORTA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {256}] [get_bd_cells axi_cdma_0]
startgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {256} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
set_property name i_axi_cdma [get_bd_cells axi_cdma_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.828 ; gain = 0.000
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/i_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.863 ; gain = 11.023
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </i_axi_cdma/Data> at <0x00000000 [ 512M ]>
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1941.988 ; gain = 13.148
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/i_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins i_axi_bram_ctrl/S_AXI]
</i_axi_bram_ctrl/S_AXI/Mem0> is being mapped into </i_axi_cdma/Data> at <0xC0000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins i_axi_cdma/S_AXI_LITE]
</i_axi_cdma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E200000 [ 64K ]>
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2vga:1.0 rgb2vga_0
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_r
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pRed] [get_bd_ports vga_r]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 vga_b
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pGreen] [get_bd_ports vga_b]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_g
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pBlue] [get_bd_ports vga_g]
endgroup
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pBlue]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pGreen]
connect_bd_net [get_bd_ports vga_g] [get_bd_pins rgb2vga_0/vga_pGreen]
connect_bd_net [get_bd_ports vga_b] [get_bd_pins rgb2vga_0/vga_pBlue]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pBlue] [get_bd_ports vga_b]
delete_bd_objs [get_bd_nets rgb2vga_0_vga_pGreen] [get_bd_ports vga_g]
startgroup
create_bd_port -dir O -from 5 -to 0 vga_g
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pGreen] [get_bd_ports vga_g]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_b
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pBlue] [get_bd_ports vga_b]
endgroup
startgroup
create_bd_port -dir O vga_hs
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pHSync] [get_bd_ports vga_hs]
endgroup
startgroup
create_bd_port -dir O vga_vs
connect_bd_net [get_bd_pins /rgb2vga_0/vga_pVSync] [get_bd_ports vga_vs]
endgroup
startgroup
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5}] [get_bd_cells dvi_clk_gen]
endgroup
set_property name ref_clk_gen [get_bd_cells dvi_clk_gen]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.2 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rgb2vga_0/PixelClk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_wiz_0/clk_in1]
set_property name vga_clk_gen [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.175} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {36.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.125} CONFIG.CLKOUT1_JITTER {319.783} CONFIG.CLKOUT1_PHASE_ERROR {246.739}] [get_bd_cells vga_clk_gen]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
startgroup
create_bd_cell -type ip -vlnv mikeanthonywild.com:user:o_buf_controller:1.0 o_buf_controller_0
endgroup
connect_bd_net [get_bd_pins o_buf_controller_0/vsync] [get_bd_pins rgb2vga_0/rgb_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
delete_bd_objs [get_bd_nets o_buf_controller_0_vsync]
connect_bd_net [get_bd_pins o_buf_controller_0/hsync] [get_bd_pins rgb2vga_0/rgb_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins o_buf_controller_0/vsync] [get_bd_pins rgb2vga_0/rgb_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins o_buf_controller_0/vde] [get_bd_pins rgb2vga_0/rgb_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name vga_concat [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells vga_concat]
connect_bd_net [get_bd_pins o_buf_controller_0/o_data] [get_bd_pins vga_concat/In0]
connect_bd_net [get_bd_pins vga_concat/In1] [get_bd_pins vga_concat/In0]
connect_bd_net [get_bd_pins vga_concat/In2] [get_bd_pins o_buf_controller_0/o_data]
startgroup
endgroup
connect_bd_net [get_bd_pins vga_concat/dout] [get_bd_pins rgb2vga_0/rgb_pData]
WARNING: [BD 41-1306] The connection to interface pin /rgb2vga_0/rgb_pData is being overridden by the user. This pin will not be connected as a part of interface connection vid_in
connect_bd_net [get_bd_pins o_buf_controller_0/pclk] [get_bd_pins vga_clk_gen/clk_out1]
connect_bd_net [get_bd_pins o_buf_controller_0/reset_n] [get_bd_pins VDD/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property name o_buf_controller [get_bd_cells o_buf_controller_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins o_buf_controller/addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins o_buf_controller/i_data] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins vga_clk_gen/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins VDD/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/web] [get_bd_pins GND/dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
set_property name o_linebuffer [get_bd_cells blk_mem_gen_0]
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] zybo_receiver_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] zybo_receiver_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
set_property name o_axi_bram_ctrl [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins o_axi_bram_ctrl/BRAM_PORTA] [get_bd_intf_pins o_linebuffer/BRAM_PORTA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_MAX_BURST_LEN {256} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
set_property name o_axi_cdma [get_bd_cells axi_cdma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/o_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </o_axi_cdma/Data> at <0x00000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/o_axi_cdma/M_AXI" Clk "Auto" }  [get_bd_intf_pins o_axi_bram_ctrl/S_AXI]
</o_axi_bram_ctrl/S_AXI/Mem0> is being mapped into </o_axi_cdma/Data> at <0xC0000000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins o_axi_cdma/S_AXI_LITE]
</o_axi_cdma/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x7E210000 [ 64K ]>
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property name irq_concat [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells irq_concat]
connect_bd_net [get_bd_pins irq_concat/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins i_buf_controller/line_valid] [get_bd_pins irq_concat/In0]
connect_bd_net [get_bd_pins i_buf_controller/frame_valid] [get_bd_pins irq_concat/In1]
connect_bd_net [get_bd_pins o_buf_controller/req_line] [get_bd_pins irq_concat/In2]
connect_bd_net [get_bd_pins o_buf_controller/req_frame] [get_bd_pins irq_concat/In3]
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
regenerate_bd_layout
set_property range 4K [get_bd_addr_segs {o_axi_cdma/Data/SEG_o_axi_bram_ctrl_Mem0}]
set_property range 4K [get_bd_addr_segs {i_axi_cdma/Data/SEG_i_axi_bram_ctrl_Mem0}]
set_property offset 0xC0001000 [get_bd_addr_segs {o_axi_cdma/Data/SEG_o_axi_bram_ctrl_Mem0}]
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
make_wrapper -files [get_files C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd] -top
WARNING: [BD 41-235] Width mismatch when connecting pin: '/i_linebuffer/addra'(32) to net 'i_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/o_linebuffer/addra'(32) to net 'o_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/o_linebuffer/web'(4) to net 'GND_dout1'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
make_wrapper: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2156.574 ; gain = 22.922
add_files -norecurse C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells GND]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
startgroup
create_bd_port -dir O flash_sync_led
connect_bd_net [get_bd_pins /dvi2rgb_0/flash_sync] [get_bd_ports flash_sync_led]
endgroup
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-235] Width mismatch when connecting pin: '/i_linebuffer/addra'(32) to net 'i_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/o_linebuffer/addra'(32) to net 'o_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] zybo_receiver_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zybo_receiver_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_dvi2rgb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_dvi2rgb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ref_clk_gen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_i_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_i_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_i_buf_controller_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_buf_controller .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xlslice_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xlslice_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xlslice_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_channel_slice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zybo_receiver_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_linebuffer .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_we_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_axi_bram_ctrl_0_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_axi_bram_ctrl .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_axi_cdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_axi_cdma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_receiver_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_receiver_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_clk_wiz_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_clk_gen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_o_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_o_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_o_buf_controller_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_buf_controller .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xlconcat_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zybo_receiver_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_linebuffer .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_axi_bram_ctrl_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_axi_bram_ctrl .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_axi_cdma_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_axi_cdma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_xlconcat_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_xlconcat_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_xlconcat_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_xlconcat_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hw_handoff/zybo_receiver.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hw_handoff/zybo_receiver_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver.hwdef
[Mon Apr 04 18:38:29 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/synth_1/runme.log
[Mon Apr 04 18:38:29 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 2295.008 ; gain = 113.992
delete_bd_objs [get_bd_cells vga_clk_gen]
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25.175} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {165.419} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells ref_clk_gen]
endgroup
connect_bd_net [get_bd_pins ref_clk_gen/clk_out2] [get_bd_pins rgb2vga_0/PixelClk]
save_bd_design
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-235] Width mismatch when connecting pin: '/i_linebuffer/addra'(32) to net 'i_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/o_linebuffer/addra'(32) to net 'o_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi2rgb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ref_clk_gen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_buf_controller .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_channel_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_linebuffer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_we_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_axi_bram_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_axi_cdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_buf_controller .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_linebuffer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_axi_bram_ctrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_axi_cdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_receiver_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_receiver_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_receiver_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_receiver_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hw_handoff/zybo_receiver.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hw_handoff/zybo_receiver_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/hdl/zybo_receiver.hwdef
[Mon Apr 04 19:16:30 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/synth_1/runme.log
[Mon Apr 04 19:16:30 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2352.828 ; gain = 28.223
current_project zybo_linebuffer_test
regenerate_bd_layout
close_project
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2352.828 ; gain = 0.000
file mkdir C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
open_hw: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2352.828 ; gain = 0.000
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2352.828 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772551A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210279772551A
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.srcs/sources_1/bd/zybo_receiver/zybo_receiver.bd}
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.sysdef C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf

launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772551A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279772551A
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772551A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772551A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210279772551A
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:\Users\Mike\Documents\osiris-hdl\projects\zybo_dvi_output\zybo_dvi_output.runs\impl_1\zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279772162A
launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210279772162A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.runs/impl_1/zybo_receiver_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_sdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk -hwspec C:/Users/Mike/Documents/osiris-hdl/projects/zybo_receiver/zybo_receiver.sdk/zybo_receiver_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 04 20:55:26 2016...
