0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/project_1assigment/project_1assigment.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/project_1assigment/project_1assigment.srcs/sim_1/new/testbench.v,1575364553,verilog,,,,tb,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/project_1assigment/project_1assigment.srcs/sources_1/new/g.v,1575365264,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/project_1assigment/project_1assigment.srcs/sim_1/new/testbench.v,,DFF;fir_4tap,,,,,,,,
