

================================================================
== Vitis HLS Report for 'PE12'
================================================================
* Date:           Mon Apr 12 12:24:41 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|      48|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      48|    187|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U21  |mul_32s_32s_32_1_1  |        0|   0|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_138_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln21_fu_161_p2                |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_144_p2               |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  70|          46|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add2_i_reg_120           |   9|          2|   32|         64|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |d_out_blk_n              |   9|          2|    1|          2|
    |d_out_out_blk_n          |   9|          2|    1|          2|
    |i_reg_109                |   9|          2|    4|          8|
    |weights_in_V1_blk_n      |   9|          2|    1|          2|
    |weights_out_V5_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  97|         21|   43|         89|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add2_i_reg_120                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |data_out_local11_addr_reg_167  |   5|   0|    5|          0|
    |i_reg_109                      |   4|   0|    4|          0|
    |icmp_ln18_reg_177              |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  48|   0|   48|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|              PE12|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|              PE12|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|              PE12|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|              PE12|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|              PE12|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|              PE12|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|              PE12|  return value|
|weights_in_V1_dout         |   in|   32|     ap_fifo|     weights_in_V1|       pointer|
|weights_in_V1_empty_n      |   in|    1|     ap_fifo|     weights_in_V1|       pointer|
|weights_in_V1_read         |  out|    1|     ap_fifo|     weights_in_V1|       pointer|
|weights_out_V5_din         |  out|   32|     ap_fifo|    weights_out_V5|       pointer|
|weights_out_V5_full_n      |   in|    1|     ap_fifo|    weights_out_V5|       pointer|
|weights_out_V5_write       |  out|    1|     ap_fifo|    weights_out_V5|       pointer|
|data_in8_address0          |  out|    4|   ap_memory|          data_in8|         array|
|data_in8_ce0               |  out|    1|   ap_memory|          data_in8|         array|
|data_in8_q0                |   in|   32|   ap_memory|          data_in8|         array|
|data_out_local11_address0  |  out|    5|   ap_memory|  data_out_local11|         array|
|data_out_local11_ce0       |  out|    1|   ap_memory|  data_out_local11|         array|
|data_out_local11_we0       |  out|    1|   ap_memory|  data_out_local11|         array|
|data_out_local11_d0        |  out|   32|   ap_memory|  data_out_local11|         array|
|d_out_dout                 |   in|    5|     ap_fifo|             d_out|       pointer|
|d_out_empty_n              |   in|    1|     ap_fifo|             d_out|       pointer|
|d_out_read                 |  out|    1|     ap_fifo|             d_out|       pointer|
|d_out_out_din              |  out|    5|     ap_fifo|         d_out_out|       pointer|
|d_out_out_full_n           |   in|    1|     ap_fifo|         d_out_out|       pointer|
|d_out_out_write            |  out|    1|     ap_fifo|         d_out_out|       pointer|
+---------------------------+-----+-----+------------+------------------+--------------+

