# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/trigger_clock_synth/trigger_clock_synth_clk_wiz.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/trigger_clock_synth/trigger_clock_synth.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_reset_logic.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_core.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_aurora_lane_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_axi_to_ll.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_err_detect.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_init_sm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_chbond_count_dec_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_err_detect_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_global_logic.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_hotplug.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_idle_and_ver_gen.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_lane_init_sm_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_left_align_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_left_align_mux.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_ll_to_axi.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_output_mux.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_output_switch_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_deframer.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_pdu_datapath.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sideband_output.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_ce_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_count_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_mux.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_storage_switch_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_dec_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_gen_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_tx_startup_fsm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gtrxreset_seq.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_multi_gt.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_valid_data_counter.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_reset_logic.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1_core.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_aurora_lane_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_axi_to_ll.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_channel_err_detect.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_channel_init_sm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_chbond_count_dec_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_err_detect_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_global_logic.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_hotplug.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_idle_and_ver_gen.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_lane_init_sm_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_left_align_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_left_align_mux.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_ll_to_axi.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_output_mux.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_output_switch_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll_deframer.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_rx_ll_pdu_datapath.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sideband_output.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_storage_ce_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_storage_count_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_storage_mux.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_storage_switch_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sym_dec_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_sym_gen_4byte.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_cdc_sync.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_tx_startup_fsm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_rx_startup_fsm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_gtrxreset_seq.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_gt.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_multi_gt.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/gt/aurora_8b10b_1_transceiver_wrapper.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_control.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_tx_ll_datapath.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1/src/aurora_8b10b_1_valid_data_counter.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog gig_ethernet_pcs_pma_v14_3  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_data_fifo_v1_1  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/sim/link_axis_data_fifo.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/reg_ce2.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/aurora_io_block.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/Aurora_Channel_1.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/Aurora_Channel_0.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../../../../Downloads/aurora_sim.v" --include "../../../project_2.srcs/sources_1/ip/link_axis_data_fifo/axis_infrastructure_v1_1/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"
