I 000047 55 612           1640524440702 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640524440703 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5c0c5f5f5a0b0c4f5b534d06585a585f5b5a5d5a09)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 701           1640524440900 behave
(_unit VHDL(dflipflop 0 363(behave 0 386))
	(_version ve4)
	(_time 1640524440901 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 27772023267020312e75377d702174217120272123)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__388(_arch 0 0 388(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 3246          1640524440776 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640524440777 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code aafaadfcfafcfbbcaaf9bef0f2acfcacffacafadab)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
V 000047 55 3253          1640366871784 simple
(_unit VHDL(greaterequation 0 258(simple 0 259))
	(_version ve4)
	(_time 1640366871785 2021.12.24 19:27:51)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d9d6d78ad28e88cfd98acd838ddedbdfdcded8dedc)
	(_ent
		(_time 1640366326837)
	)
	(_inst g0 0 264(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 265(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 266(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 267(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 268(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 269(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 270(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 271(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 272(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 273(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 274(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 275(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 276(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 277(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 278(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 259(_ent(_in))))
		(_port(_int y -1 0 259(_ent(_in))))
		(_port(_int gr -1 0 259(_ent(_in))))
		(_port(_int ls -1 0 259(_ent(_in))))
		(_port(_int GrT -1 0 259(_ent(_out))))
		(_port(_int LsT -1 0 259(_ent(_out))))
		(_port(_int EqT -1 0 259(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 260(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 260(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 261(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 261(_arch(_uni))))
		(_sig(_int x1 -1 0 262(_arch(_uni))))
		(_sig(_int y1 -1 0 262(_arch(_uni))))
		(_sig(_int greater -1 0 262(_arch(_uni))))
		(_sig(_int less -1 0 262(_arch(_uni))))
		(_sig(_int equal -1 0 262(_arch(_uni))))
		(_prcs
			(line__279(_arch 0 0 279(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__280(_arch 1 0 280(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__281(_arch 2 0 281(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 556           1640524440665 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640524440666 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3d6d36383c6b6f2b38332f66683b383a3f3e3f3b34)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640524440677 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640524440678 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4c1c1b4e1e1b4d5a48465916484a4d4a194a484f49)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000050 55 2373          1640524440805 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 211))
	(_version ve4)
	(_time 1640524440806 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c9999e9cc29e94deccc7d8939ccfcdcfcccecbcf9c)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 218(_for 5 )
		(_inst g 0 219(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 218(_arch)))
		)
	)
	(_generate gen2 0 221(_for 6 )
		(_inst g 0 222(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 221(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 212(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 213(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 213(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 218(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 221(_scalar (_to i 0 c 10))))
		(_prcs
			(line__215(_arch 0 0 215(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__216(_arch 1 0 216(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__217(_arch 2 0 217(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640524440836 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 236))
	(_version ve4)
	(_time 1640524440837 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e9b9bebae2beb4feefe8f8b3bcefedefeceeebefea)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 244(_for 4 )
		(_inst gx 0 245(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 244(_arch)))
		)
	)
	(_inst g 0 250(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 253(_for 5 )
		(_inst g 0 254(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 253(_arch)))
		)
	)
	(_inst g1 0 256(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 258(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 259(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 260(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 262(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 264(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 265(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 237(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 237(_arch(_uni))))
		(_sig(_int B 2 0 237(_arch(_uni))))
		(_sig(_int sum 2 0 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 238(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 238(_arch(_uni))))
		(_sig(_int cin -2 0 239(_arch(_uni))))
		(_sig(_int carry -2 0 239(_arch(_uni))))
		(_sig(_int carryPREV -2 0 239(_arch(_uni))))
		(_sig(_int eq 2 0 240(_arch(_uni))))
		(_sig(_int ov -2 0 241(_arch(_uni))))
		(_sig(_int lessT -2 0 241(_arch(_uni))))
		(_sig(_int ov2 -2 0 241(_arch(_uni))))
		(_sig(_int greatT -2 0 241(_arch(_uni))))
		(_sig(_int eqT2 -2 0 242(_arch(_uni))))
		(_sig(_int xor1 -2 0 242(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 244(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 253(_scalar (_to i 0 c 10))))
		(_prcs
			(line__248(_arch 0 0 248(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__249(_arch 1 0 249(_assignment(_trgt(9(0))))))
			(line__252(_arch 2 0 252(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
V 000050 55 2672          1640377536938 structure
(_unit VHDL(nbitcomp 0 93(structure 0 123))
	(_version ve4)
	(_time 1640377536939 2021.12.24 22:25:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code adaefefafbfaf0baaaf9bef7aaabf9aaadabf8abaf)
	(_ent
		(_time 1639923635362)
	)
	(_generate gen1 0 129(_for 4 )
		(_inst g1 0 130(_ent . onebitcomp behave)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((G)(Gr(_object 1)))
				((L)(Ls(_object 1)))
				((greater1)(Gr(_index 6)))
				((equal1)(Eq(_index 7)))
				((less1)(Ls(_index 8)))
			)
		)
		(_object
			(_cnst(_int i 4 0 129(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 94 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~12 0 95(_array -2((_dto c 9 i 0)))))
		(_port(_int x 0 0 95(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~122 0 95(_array -2((_dto c 10 i 0)))))
		(_port(_int y 1 0 95(_ent(_in))))
		(_port(_int clk -2 0 95(_ent(_in)(_event))))
		(_port(_int greater -2 0 95(_ent(_out))))
		(_port(_int equal -2 0 95(_ent(_out))))
		(_port(_int less -2 0 95(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n+1~downto~0}~13 0 124(_array -2((_dto c 11 i 0)))))
		(_sig(_int Gr 2 0 124(_arch(_uni))))
		(_sig(_int Ls 2 0 124(_arch(_uni))))
		(_sig(_int Eq 2 0 124(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 125(_array -2((_dto i 1 i 0)))))
		(_sig(_int flag 3 0 125(_arch(_uni))))
		(_type(_int ~POSITIVE~range~0~to~n~13 0 129(_scalar (_to i 0 c 12))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_trgt(6(0))))))
			(line__128(_arch 1 0 128(_assignment(_trgt(7(0))))))
			(line__132(_arch 2 0 132(_prcs(_simple)(_trgt(3)(4)(5)(9))(_sens(2))(_read(0(_object 0))(0(_object 0))(0(_object 0))(0(_object 0))(1(_object 0))(1(_object 0))(1(_object 0))(1(_object 0))(6(_index 13))(6(_index 14))(7(_index 15))(7(_index 16))(8(_index 17))(8(_index 18))))))
			(line__158(_arch 3 0 158(_assignment(_trgt(3))(_sens(6(_index 19))(7(_index 20))(9))(_read(6(_index 21))(7(_index 22))))))
			(line__163(_arch 4 0 163(_assignment(_trgt(4))(_sens(8(_index 23))(8(_index 24))(9))(_read(8(_index 25))(8(_index 26))))))
			(line__169(_arch 5 0 169(_assignment(_trgt(5))(_sens(6(_index 27))(7(_index 28))(9))(_read(6(_index 29))(7(_index 30))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . structure 31 -1)
)
I 000050 55 3259          1640524440761 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640524440762 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9bcbcc94cbccc68c9ec988c19c9dcf9c9b98999dce)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 612           1640524440689 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640524440690 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5c0c0b5f590a0a4f595319065b5b5e5f595a095a0a)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 1664          1640524440789 simple
(_unit VHDL(onebitadder 0 153(simple 0 184))
	(_version ve4)
	(_time 1640524440790 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code baeaeeeebeedebacb9b9a3e1efbcbbbcbebcbebcbf)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 189(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 190(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 193(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 194(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 195(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 196(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 185(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 185(_arch(_uni))))
		(_sig(_int or1 -1 0 186(_arch(_uni))))
		(_sig(_int or2 -1 0 186(_arch(_uni))))
		(_sig(_int xor1 -1 0 186(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 3648          1640377660849 behave
(_unit VHDL(onebitcomp 0 80(behave 0 84))
	(_version ve4)
	(_time 1640377660850 2021.12.24 22:27:40)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code afaaa8f8acf8feb9afadb6f4faa9aca9f9a9fba8af)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst g22 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3651          1640524440751 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640524440752 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8bdbdf858cdcda9d8b8992d0de8d888ddd8ddf8c8b)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 608           1640524440712 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640524440713 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6c3c386d3d3e3f7a3a3a7e333a6a3a6b6e6f6b6a3a)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000043 55 1464          1640462047458 tb
(_unit VHDL(result_analyzer 0 314(tb 0 323))
	(_version ve4)
	(_time 1640462047459 2021.12.25 21:54:07)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ca98ce9f9e9c9dddceca89919fcf9ccccbcc9fcccb)
	(_ent
		(_time 1640461035162)
	)
	(_object
		(_gen(_int n -1 0 315 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 316(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 316(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 316(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 316(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 316(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 317(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 317(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 317(_ent(_in))))
		(_port(_int ActualGreater -2 0 318(_ent(_in))))
		(_port(_int ActualEqual -2 0 318(_ent(_in))))
		(_port(_int ActualLess -2 0 318(_ent(_in))))
		(_prcs
			(line__325(_arch 0 0 325(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000043 55 1463          1640524440878 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 347))
	(_version ve4)
	(_time 1640524440879 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1849191f154e4f0f1c195b434d1e191e4d1e191e4b)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__349(_arch 0 0 349(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000043 55 1443          1640524440862 tb
(_unit VHDL(test_generator 0 280(tb 0 302))
	(_version ve4)
	(_time 1640524440863 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 08590f0e055e5f1f0e594e525e0e0d0e5d0e0d0f0a)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 303(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 303(_arch(_uni))))
		(_sig(_int TestIn11 2 0 303(_arch(_uni))))
		(_prcs
			(line__305(_arch 0 0 305(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
V 000045 55 1836          1640462702513 test
(_unit VHDL(test_tb 0 258(test 0 262))
	(_version ve4)
	(_time 1640462702514 2021.12.25 22:05:02)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 91c3909e95c7c6869496d7cac49793969597949692)
	(_ent
		(_time 1640460295458)
	)
	(_inst g 0 269(_ent . test_generator tb)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 270(_ent . nbitcomp2 structure)
		(_port
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 271(_ent . resultAnalyzer structure)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 263(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 264(_array -2((_dto c 2 i 0)))))
		(_sig(_int A 0 0 264(_arch(_uni))))
		(_sig(_int B 0 0 264(_arch(_uni))))
		(_sig(_int greaterEX -2 0 265(_arch(_uni))))
		(_sig(_int equalEX -2 0 265(_arch(_uni))))
		(_sig(_int lessEX -2 0 265(_arch(_uni))))
		(_sig(_int greater -2 0 266(_arch(_uni))))
		(_sig(_int equal -2 0 266(_arch(_uni))))
		(_sig(_int less -2 0 266(_arch(_uni))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . test 3 -1)
)
I 000045 55 1894          1640524440846 test
(_unit VHDL(testbench 0 258(test 0 278))
	(_version ve4)
	(_time 1640524440847 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f8a9fea8f5aeafeffdfceaa2acfeadfefbfef0fffc)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 285(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 286(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 287(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 279(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 280(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 280(_arch(_uni))))
		(_sig(_int B 0 0 280(_arch(_uni))))
		(_sig(_int greaterEX -2 0 281(_arch(_uni))))
		(_sig(_int equalEX -2 0 281(_arch(_uni))))
		(_sig(_int lessEX -2 0 281(_arch(_uni))))
		(_sig(_int greater -2 0 282(_arch(_uni))))
		(_sig(_int equal -2 0 282(_arch(_uni))))
		(_sig(_int less -2 0 282(_arch(_uni))))
		(_prcs
			(line__284(_arch 0 0 284(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000045 55 1900          1640524440890 test
(_unit VHDL(testbench2 0 347(test 0 369))
	(_version ve4)
	(_time 1640524440891 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 18491f1f154e4f0f1d1c0a424c1e4d1e1b1e101b1a)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 376(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 377(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 378(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 370(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 371(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 371(_arch(_uni))))
		(_sig(_int B 0 0 371(_arch(_uni))))
		(_sig(_int greaterEX -2 0 372(_arch(_uni))))
		(_sig(_int equalEX -2 0 372(_arch(_uni))))
		(_sig(_int lessEX -2 0 372(_arch(_uni))))
		(_sig(_int greater -2 0 373(_arch(_uni))))
		(_sig(_int equal -2 0 373(_arch(_uni))))
		(_sig(_int less -2 0 373(_arch(_uni))))
		(_prcs
			(line__375(_arch 0 0 375(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 616           1640524440721 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640524440722 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7b2a717a7c2c796c79716220227d2e7d2d7c797872)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640524440731 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640524440732 2021.12.26 15:14:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7b2a717a7f2d2d687a716920227d2d7c79787a7879)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 556           1640531485681 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640531485682 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d4d5dc86858286c2d1dac68f81d2d1d3d6d7d6d2dd)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640531485693 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640531485694 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e4e5b0b7e1b3e5f2e0eef1bee0e2e5e2b1e2e0e7e1)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640531485713 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640531485714 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f4f5a0a4a6a2a2e7f1fbb1aef3f3f6f7f1f2a1f2a2)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640531485736 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640531485737 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1312101445444300141c0249171517101415121546)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640531485752 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640531485753 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 23227726227170357575317c752575242120242575)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640531485761 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640531485762 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 232329277574213421293a787a257625752421202a)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640531485778 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640531485779 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3232383766646421333820696b3464353031333130)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640531485806 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640531485807 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 51500552050600475153480a045752570757055651)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640531485834 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640531485835 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7170267072262c667423622b767725767172737724)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640531485878 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640531485879 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a0a1a7f6a1f6f1b6a0f3b4faf8a6f6a6f5a6a5a7a1)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640531485933 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640531485934 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cecf9a9bce999fd8cdcdd7959bc8cfc8cac8cac8cb)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640531485993 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640531485994 2021.12.26 17:11:25)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0d0c5b0b5b5a501a08031c57580b090b080a0f0b58)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640531486086 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640531486087 2021.12.26 17:11:26)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6b6a3d6b3b3c367c6d6a7a313e6d6f6d6e6c696d68)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 265(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640531486143 test
(_unit VHDL(testbench 0 258(test 0 279))
	(_version ve4)
	(_time 1640531486144 2021.12.26 17:11:26)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a9a9aefea5fffebeacadbbf3fdaffcafaaafa1aead)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 286(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 287(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 288(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 280(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 281(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 281(_arch(_uni))))
		(_sig(_int B 0 0 281(_arch(_uni))))
		(_sig(_int greaterEX -2 0 282(_arch(_uni))))
		(_sig(_int equalEX -2 0 282(_arch(_uni))))
		(_sig(_int lessEX -2 0 282(_arch(_uni))))
		(_sig(_int greater -2 0 283(_arch(_uni))))
		(_sig(_int equal -2 0 283(_arch(_uni))))
		(_sig(_int less -2 0 283(_arch(_uni))))
		(_prcs
			(line__285(_arch 0 0 285(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640531486193 tb
(_unit VHDL(test_generator 0 280(tb 0 303))
	(_version ve4)
	(_time 1640531486194 2021.12.26 17:11:26)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d8d8df8ad58e8fcfde899e828ededdde8ddedddfda)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 304(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 304(_arch(_uni))))
		(_sig(_int TestIn11 2 0 304(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 0 306(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640531486249 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 348))
	(_version ve4)
	(_time 1640531486250 2021.12.26 17:11:26)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 07070101055150100306445c520106015201060154)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640531486300 test
(_unit VHDL(testbench2 0 347(test 0 370))
	(_version ve4)
	(_time 1640531486301 2021.12.26 17:11:26)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 45454547451312524041571f1143104346434d4647)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 377(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 378(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 379(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 371(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 372(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 372(_arch(_uni))))
		(_sig(_int B 0 0 372(_arch(_uni))))
		(_sig(_int greaterEX -2 0 373(_arch(_uni))))
		(_sig(_int equalEX -2 0 373(_arch(_uni))))
		(_sig(_int lessEX -2 0 373(_arch(_uni))))
		(_sig(_int greater -2 0 374(_arch(_uni))))
		(_sig(_int equal -2 0 374(_arch(_uni))))
		(_sig(_int less -2 0 374(_arch(_uni))))
		(_prcs
			(line__376(_arch 0 0 376(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640531486335 behave
(_unit VHDL(dflipflop 0 363(behave 0 387))
	(_version ve4)
	(_time 1640531486336 2021.12.26 17:11:26)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 65646565663262736c37753f326336633362656361)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__389(_arch 0 0 389(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534529795 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534529796 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e2b1efb1b5b4b0f4e7ecf0b9b7e4e7e5e0e1e0e4eb)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534529807 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534529808 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f1a2a0a1f1a6f0e7f5fbe4abf5f7f0f7a4f7f5f2f4)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534529815 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534529816 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0152510756575712040e445b060603020407540757)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534529848 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534529849 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2073242475777033272f317a242624232726212675)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534529859 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534529860 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 20737325227273367676327f762676272223272676)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534529865 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534529866 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 30623d3565673227323a296b693665366637323339)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534529876 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534529877 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 30623d3566666623313a226b693666373233313332)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534529904 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534529905 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4f1c1c4d4c181e594f4d56141a494c4919491b484f)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534529932 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534529933 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6e3d3e6e393933796b3c7d3469683a696e6d6c683b)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534529956 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534529957 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8edd8e81dad8df988edd9ad4d688d888db888b898f)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534529985 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534529986 2021.12.26 18:02:09)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code adfefefaacfafcbbaeaeb4f6f8abacaba9aba9aba8)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534530023 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534530024 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cc9f9c999d9b91dbc9c2dd9699cac8cac9cbceca99)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534530077 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534530078 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code fba8abababaca6ecfdf5eaa1aefdfffdfefcf9fdf8)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534530108 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534530109 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1a48181d4e4c4d0d1f1e08404e1c4f1c191c121d1e)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534530155 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534530156 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 491b4b4b451f1e5e4f180f131f4f4c4f1c4f4c4e4b)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534530200 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534530201 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 782a7c79752e2f6f7c793b232d7e797e2d7e797e2b)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534530242 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534530243 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a7f5a5f0a5f1f0b0a2a3b5fdf3a1f2a1a4a1afa4a5)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534530272 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534530273 2021.12.26 18:02:10)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c695c493c691c1d0cf94d69c91c095c090c1c6c0c2)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534555374 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534555375 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cccecd99ca9a9edac9c2de9799cac9cbcecfcecac5)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534555386 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534555387 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code dcde818e8e8bddcad8d6c986d8daddda89dad8dfd9)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534555392 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534555393 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code dcde818ed98a8acfd9d39986dbdbdedfd9da89da8a)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534555429 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534555430 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0a08020c0e5d5a190d051b500e0c0e090d0c0b0c5f)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534555435 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534555436 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0a08550d5958591c5c5c18555c0c5c0d08090d0c5c)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534555444 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534555445 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1a191b1d1e4d180d18100341431c4f1c4c1d181913)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534555453 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534555454 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1a191b1d1d4c4c091b100841431c4c1d18191b1918)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534555473 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534555474 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 393b663c656e682f393b20626c3f3a3f6f3f6d3e39)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534555496 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534555497 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 494b154b421e145e4c1b5a134e4f1d4e494a4b4f1c)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534555511 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534555512 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 595b555b510f084f590a4d03015f0f5f0c5f5c5e58)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534555524 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534555525 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 686a3768353f397e6b6b71333d6e696e6c6e6c6e6d)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534555532 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534555533 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 686a3468623f357f6d6679323d6e6c6e6d6f6a6e3d)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534555564 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534555565 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9795cb9892c0ca80919986cdc29193919290959194)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534555583 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534555584 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a7a4aaf0a5f1f0b0a2a3b5fdf3a1f2a1a4a1afa0a3)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534555606 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534555607 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b6b5bbe2b5e0e1a1b0e7f0ece0b0b3b0e3b0b3b1b4)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534555628 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534555629 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d6d5dd84d58081c1d2d7958d83d0d7d083d0d7d085)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534555646 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534555647 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e5e6e8b6e5b3b2f2e0e1f7bfb1e3b0e3e6e3ede6e7)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534555656 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534555657 2021.12.26 18:02:35)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e5e7e8b6e6b2e2f3ecb7f5bfb2e3b6e3b3e2e5e3e1)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534698628 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534698629 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6e6f6f6e6e383c786b607c353b686b696c6d6c6867)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534698643 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534698644 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7d7c207c282a7c6b79776827797b7c7b287b797e78)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534698649 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534698650 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7d7c207c7f2b2b6e787238277a7a7f7e787b287b2b)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534698658 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534698659 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8d8c84838cdadd9e8a829cd7898b898e8a8b8c8bd8)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534698664 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534698665 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8d8cd382dbdfde9bdbdb9fd2db8bdb8a8f8e8a8bdb)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534698672 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534698673 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8d8d8d838cda8f9a8f8794d6d48bd88bdb8a8f8e84)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534698685 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534698686 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9c9c9c9399caca8f9d968ec7c59aca9b9e9f9d9f9e)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534698700 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534698701 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code acadf2fbaafbfdbaacaeb5f7f9aaafaafaaaf8abac)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534698721 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534698722 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cbca969e9b9c96dcce99d891cccd9fcccbc8c9cd9e)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534698734 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534698735 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cbcac69f989d9addcb98df9193cd9dcd9ecdceccca)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534698752 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534698753 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ebeab5b8ecbcbafde8e8f2b0beedeaedefedefedee)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534698760 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534698761 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ebeab6b8bbbcb6fceee5fab1beedefedeeece9edbe)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534698791 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534698792 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0a0b560c595d571d0c041b505f0c0e0c0f0d080c09)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534698809 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534698810 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1919141e154f4e0e1c1d0b434d1f4c1f1a1f111e1d)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534698830 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534698831 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3939343c356f6e2e3f687f636f3f3c3f6c3f3c3e3b)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534698856 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534698857 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4848434a451e1f5f4c490b131d4e494e1d4e494e1b)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534698876 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534698877 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 68686568653e3f7f6d6c7a323c6e3d6e6b6e606b6a)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534698886 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534698887 2021.12.26 18:04:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 68696568663f6f7e613a78323f6e3b6e3e6f686e6c)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534736171 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534736172 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 090f520f555f5b1f0c071b525c0f0c0e0b0a0b0f00)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534736183 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534736184 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 181e1f1f114f190e1c120d421c1e191e4d1e1c1b1d)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534736189 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534736190 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 181e1f1f464e4e0b1d175d421f1f1a1b1d1e4d1e4e)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534736216 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534736217 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 383e6b3d656f682b3f3729623c3e3c3b3f3e393e6d)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534736222 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534736223 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 474143444215145111115518114111404544404111)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534736230 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534736231 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 47401d4515104550454d5e1c1e411241114045444e)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534736242 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534736243 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 57500d5406010144565d450c0e5101505554565455)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534736255 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534736256 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 676163673530367167657e3c326164613161336067)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534736273 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534736274 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7670717772212b617324652c717022717675747023)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534736282 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534736283 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8680d18981d0d79086d592dcde80d080d380838187)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534736294 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534736295 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 86808288d5d1d79085859fddd38087808280828083)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534736300 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534736301 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9593929a92c2c882909b84cfc093919390929793c0)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534736326 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534736327 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a5a3a2f2a2f2f8b2a3abb4fff0a3a1a3a0a2a7a3a6)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534736341 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534736342 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b5b2e3e1b5e3e2a2b0b1a7efe1b3e0b3b6b3bdb2b1)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534736360 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534736361 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c4c39291c59293d3c295829e92c2c1c291c2c1c3c6)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534736383 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534736384 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e4e3b4b7e5b2b3f3e0e5a7bfb1e2e5e2b1e2e5e2b7)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534736393 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534736394 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f3f4a5a3f5a5a4e4f6f7e1a9a7f5a6f5f0f5fbf0f1)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534736402 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534736403 2021.12.26 18:05:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f3f5a5a3f6a4f4e5faa1e3a9a4f5a0f5a5f4f3f5f7)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534790649 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534790650 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code dd8f828fdc8b8fcbd8d3cf8688dbd8dadfdedfdbd4)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534790661 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534790662 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code edbfeebeb8baecfbe9e7f8b7e9ebecebb8ebe9eee8)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534790667 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534790668 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code edbfeebeefbbbbfee8e2a8b7eaeaefeee8ebb8ebbb)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534790700 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534790701 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0c5f0d0a0a5b5c1f0b031d56080a080f0b0a0d0a59)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534790707 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534790708 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1c4f4a1a4d4e4f0a4a4a0e434a1a4a1b1e1f1b1a4a)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534790715 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534790716 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1c4e141b1a4b1e0b1e160547451a491a4a1b1e1f15)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534790725 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534790726 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2b79232f2f7d7d382a213970722d7d2c29282a2829)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534790738 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534790739 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3b686d3e3c6c6a2d3b3922606e3d383d6d3d6f3c3b)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534790762 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534790763 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4b181e491b1c165c4e1958114c4d1f4c4b48494d1e)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534790773 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534790774 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5a095f580a0c0b4c5a094e00025c0c5c0f5c5f5d5b)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534790784 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534790785 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6a393c6a6e3d3b7c696973313f6c6b6c6e6c6e6c6f)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534790794 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534790795 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6a393f6a393d377d6f647b303f6c6e6c6f6d686c3f)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534790825 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534790826 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 89dadc8782ded49e8f8798d3dc8f8d8f8c8e8b8f8a)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534790840 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534790841 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 99cb9d9695cfce8e9c9d8bc3cd9fcc9f9a9f919e9d)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534790859 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534790860 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a8faacffa5feffbfaef9eef2feaeadaefdaeadafaa)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534790882 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534790883 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c89aca9dc59e9fdfccc98b939dcec9ce9dcec9ce9b)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534790895 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534790896 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d785d385d58180c0d2d3c58d83d182d1d4d1dfd4d5)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534790904 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534790905 2021.12.26 18:06:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d784d385d680d0c1de85c78d80d184d181d0d7d1d3)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534818090 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534818091 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0b09500d0c5d591d0e0519505e0d0e0c0908090d02)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534818101 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534818102 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1a181d1d4a4d1b0c1e100f401e1c1b1c4f1c1e191f)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534818108 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534818109 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1a181d1d1d4c4c091f155f401d1d18191f1c4f1c4c)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534818114 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534818115 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2a28792e2e7d7a392d253b702e2c2e292d2c2b2c7f)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534818120 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534818121 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2a282e2f7978793c7c7c38757c2c7c2d28292d2c7c)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534818126 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534818127 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2a29702e2e7d283d28203371732c7f2c7c2d282923)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534818132 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534818133 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3a39603f3d6c6c293b302861633c6c3d38393b3938)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534818144 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534818145 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 494b4d4b151e185f494b50121c4f4a4f1f4f1d4e49)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534818162 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534818163 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 595b5e5a520e044e5c0b4a035e5f0d5e595a5b5f0c)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534818170 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534818171 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 595b0e5b510f084f590a4d03015f0f5f0c5f5c5e58)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534818184 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534818185 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 686a6c68353f397e6b6b71333d6e696e6c6e6c6e6d)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534818190 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534818191 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 787a7f79722f256f7d7669222d7e7c7e7d7f7a7e2d)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534818216 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534818217 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 888a8f8682dfd59f8e8699d2dd8e8c8e8d8f8a8e8b)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534818230 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534818231 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9794c19895c1c080929385cdc391c29194919f9093)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534818249 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534818250 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a7a4f1f0a5f1f0b0a1f6e1fdf1a1a2a1f2a1a2a0a5)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534818274 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534818275 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c6c59693c59091d1c2c7859d93c0c7c093c0c7c095)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534818284 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534818285 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d6d58084d58081c1d3d2c48c82d083d0d5d0ded5d4)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534818298 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534818299 2021.12.26 18:06:58)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d6d48084d681d1c0df84c68c81d085d080d1d6d0d2)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534850694 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534850695 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6c39346c6a3a3e7a69627e37396a696b6e6f6e6a65)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534850704 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534850705 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7c29787d2e2b7d6a78766926787a7d7a297a787f79)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534850710 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534850711 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7c29787d792a2a6f797339267b7b7e7f797a297a2a)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534850745 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534850746 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9bcecb949ccccb889c948ac19f9d9f989c9d9a9dce)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534850753 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534850754 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code abfeacfdfbf9f8bdfdfdb9f4fdadfdaca9a8acadfd)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534850773 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534850774 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code baeee3eebeedb8adb8b0a3e1e3bcefbcecbdb8b9b3)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534850803 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534850804 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d98d808b868f8fcad8d3cb8280df8fdedbdad8dadb)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534850842 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534850843 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f9acfea9a5aea8eff9fbe0a2acfffaffafffadfef9)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534850895 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534850896 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3762303232606a203265246d303163303734353162)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534850917 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534850918 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 47121044411116514714531d1f4111411241424046)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534850947 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534850948 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 663362663531377065657f3d336067606260626063)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534850965 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534850966 2021.12.26 18:07:30)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7623717772212b617378672c237072707371747023)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534851039 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534851040 2021.12.26 18:07:31)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c491c391c29399d3c2cad59e91c2c0c2c1c3c6c2c7)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534851084 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534851085 2021.12.26 18:07:31)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f3a7a5a3f5a5a4e4f6f7e1a9a7f5a6f5f0f5fbf4f7)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534851135 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534851136 2021.12.26 18:07:31)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 227675262574753524736478742427247724272520)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534851200 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534851201 2021.12.26 18:07:31)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 60343160653637776461233b356661663566616633)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534851274 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534851275 2021.12.26 18:07:31)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code aefaf9f9fef8f9b9abaabcf4faa8fba8ada8a6adac)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534851304 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534851305 2021.12.26 18:07:31)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cd989a989f9acadbc49fdd979acb9ecb9bcacdcbc9)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534907217 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534907218 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 30673e3565666226353e226b653635373233323639)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534907232 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534907233 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3f686d3a68683e293b352a653b393e396a393b3c3a)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534907238 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534907239 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4f181d4d4f19195c4a400a1548484d4c4a491a4919)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534907246 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534907247 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4f18494d4c181f5c48405e154b494b4c48494e491a)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534907252 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534907253 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5f080e5d0b0d0c4909094d00095909585d5c585909)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534907261 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534907262 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5f09505c5c085d485d55460406590a5909585d5c56)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534907273 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534907274 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6e38616e6d38387d6f647c35376838696c6d6f6d6c)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534907297 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534907298 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7e292f7f7e292f687e7c67252b787d7828782a797e)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534907320 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534907321 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9dcacf92cbcac08a98cf8ec79a9bc99a9d9e9f9bc8)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534907334 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534907335 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code adfaaffbf8fbfcbbadfeb9f7f5abfbabf8aba8aaac)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534907351 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534907352 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bcebede8baebedaabfbfa5e7e9babdbab8bab8bab9)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534907359 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534907360 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bcebeee8edebe1abb9b2ade6e9bab8bab9bbbebae9)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534907394 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534907395 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ebbcb9b8bbbcb6fcede5fab1beedefedeeece9ede8)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534907411 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534907412 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code fbadf8abacadacecfeffe9a1affdaefdf8fdf3fcff)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534907433 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534907434 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0a5c060c5e5c5d1d0c5b4c505c0c0f0c5f0c0f0d08)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534907459 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534907460 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2a7c202e7e7c7d3d2e2b69717f2c2b2c7f2c2b2c79)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534907471 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534907472 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 396f353c356f6e2e3c3d2b636d3f6c3f3a3f313a3b)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534907481 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534907482 2021.12.26 18:08:27)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 396e353c366e3e2f306b29636e3f6a3f6f3e393f3d)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640534955919 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640534955920 2021.12.26 18:09:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6f6f636f6c393d796a617d343a696a686d6c6d6966)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534955939 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640534955940 2021.12.26 18:09:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8e8ede80dad98f988a849bd48a888f88db888a8d8b)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534955946 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640534955947 2021.12.26 18:09:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8e8ede808dd8d89d8b81cbd489898c8d8b88db88d8)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640534955956 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640534955957 2021.12.26 18:09:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9e9e9a919ec9ce8d99918fc49a989a9d99989f98cb)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640534955965 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640534955966 2021.12.26 18:09:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9e9ecd90c9cccd88c8c88cc1c898c8999c9d9998c8)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640534955982 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640534955983 2021.12.26 18:09:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code adaca0faacfaafbaafa7b4f6f4abf8abfbaaafaea4)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640534956008 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640534956009 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cdccc098cf9b9bdeccc7df9694cb9bcacfcecccecf)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640534956036 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640534956037 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ececbfbfeabbbdfaeceef5b7b9eaefeabaeab8ebec)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640534956076 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640534956077 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0b0b580d5b5c561c0e5918510c0d5f0c0b08090d5e)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640534956100 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640534956101 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2a2a292f7a7c7b3c2a793e70722c7c2c7f2c2f2d2b)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640534956132 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640534956133 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4a4a1a484e1d1b5c494953111f4c4b4c4e4c4e4c4f)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640534956145 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640534956146 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 59590a5a520e044e5c5748030c5f5d5f5c5e5b5f0c)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640534956233 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640534956234 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a7a7f4f0a2f0fab0a1a9b6fdf2a1a3a1a2a0a5a1a4)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640534956276 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640534956277 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d6d7d484d58081c1d3d2c48c82d083d0d5d0ded1d2)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640534956327 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640534956328 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 05040603055352120354435f530300035003000207)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640534956392 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640534956393 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 535256505505044457521008065552550655525500)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640534956423 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640534956424 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7273717375242565777660282674277471747a7170)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640534956447 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640534956448 2021.12.26 18:09:16)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8282818c86d585948bd092d8d584d184d485828486)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640535075125 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640535075126 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 12171c1545444004171c004947141715101110141b)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640535075136 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640535075137 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 222770262175233426283778262423247724262127)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640535075142 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640535075143 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2227702676747431272d6778252520212724772474)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640535075175 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640535075176 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5055565305070043575f410a545654535756515605)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640535075184 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640535075185 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 50550152520203460606420f065606575253575606)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640535075195 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640535075196 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 60646f6035376277626a793b396635663667626369)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640535075207 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640535075208 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 70747f7126262663717a622b297626777273717372)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640535075225 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640535075226 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7f7a2e7e7c282e697f7d66242a797c7929792b787f)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640535075250 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640535075251 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8f8add81dbd8d2988add9cd58889db888f8c8d89da)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640535075261 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640535075262 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9f9a9d91c8c9ce899fcc8bc5c799c999ca999a989e)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640535075276 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640535075277 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code aeabfff9aef9ffb8adadb7f5fba8afa8aaa8aaa8ab)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640535075284 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640535075285 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bebbeceae9e9e3a9bbb0afe4ebb8bab8bbb9bcb8eb)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640535075319 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640535075320 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ddd88f8f8b8a80cadbd3cc8788dbd9dbd8dadfdbde)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640535075339 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640535075340 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ede9eebebcbbbafae8e9ffb7b9ebb8ebeeebe5eae9)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1443          1640535075363 tb
(_unit VHDL(test_generator 0 280(tb 0 304))
	(_version ve4)
	(_time 1640535075364 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0c08000a5a5a5b1b0a5d4a565a0a090a590a090b0e)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 305(_array -2((_dto c 3 i 0)))))
		(_sig(_int TestIn22 2 0 305(_arch(_uni))))
		(_sig(_int TestIn11 2 0 305(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 4 -1)
)
I 000043 55 1463          1640535075464 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640535075465 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6a6e606a3e3c3d7d6e6b29313f6c6b6c3f6c6b6c39)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640535075499 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640535075500 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 898d858785dfde9e8c8d9bd3dd8fdc8f8a8f818a8b)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640535075525 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640535075526 2021.12.26 18:11:15)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a8ada4ffa6ffafbea1fab8f2ffaefbaefeafa8aeac)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640536134438 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640536134439 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 12121a1545444004171c004947141715101110141b)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640536134470 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640536134471 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3131653431663027353b246b353730376437353234)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640536134502 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640536134503 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5151055206070742545e140b565653525457045707)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640536134516 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640536134517 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5151515205060142565e400b555755525657505704)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640536134530 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640536134531 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 60603761623233763636723f366636676263676636)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640536134550 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640536134551 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7f7e767e7c287d687d75662426792a7929787d7c76)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640536134574 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640536134575 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8f8e86818fd9d99c8e859dd4d689d9888d8c8e8c8d)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640536134611 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640536134612 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bebee9eabee9efa8bebca7e5ebb8bdb8e8b8eab9be)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 3259          1640536134653 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640536134654 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code dddd898f8b8a80cad88fce87dadb89dadddedfdb88)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 5)))
				((equal1)(Eq(_index 6)))
				((less1)(Ls(_index 7)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 8)))
			((y)(y(_index 9)))
			((gr)(Gr(_index 10)))
			((ls)(Ls(_index 11)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 12 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 13 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 14 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 15))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 16))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
			(line__138(_arch 2 0 138(_assignment(_alias((greater)(GrT)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__139(_arch 3 0 139(_assignment(_alias((less)(LsT)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__140(_arch 4 0 140(_assignment(_alias((equal)(EqT)))(_simpleassign BUF)(_trgt(4))(_sens(13)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 17 -1)
)
I 000047 55 3246          1640536134679 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640536134680 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code fcfcf8adaeaaadeafcafe8a6a4faaafaa9faf9fbfd)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640536134704 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640536134705 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0c0c580a0a5b5d1a0f0f1557590a0d0a080a080a09)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640536134726 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640536134727 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2b2b7c2f7b7c763c2e253a717e2d2f2d2e2c292d7e)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640536134798 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640536134799 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 79792e78722e246e7f7768232c7f7d7f7c7e7b7f7a)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640536134840 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640536134841 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 99989f9695cfce8e9c9d8bc3cd9fcc9f9a9f919e9d)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640536134871 tb
(_unit VHDL(test_generator 0 280(tb 0 305))
	(_version ve4)
	(_time 1640536134872 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b8b9beecb5eeefafbeeefee2eebebdbeedbebdbfba)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1463          1640536134931 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640536134932 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f6f7f6a6f5a0a1e1f2f7b5ada3f0f7f0a3f0f7f0a5)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640536134987 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640536134988 2021.12.26 18:28:54)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 35343230356362223031276f6133603336333d3637)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640536135031 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640536135032 2021.12.26 18:28:55)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 54545357560353425d06440e035207520253545250)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640540419641 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640540419642 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 16431b11454044001318044d43101311141514101f)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640540419656 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640540419657 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2570742121722433212f307f212324237023212620)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640540419664 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640540419665 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3560643066636326303a706f323237363033603363)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640540419672 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640540419673 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3560303065626526323a246f313331363233343360)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640540419682 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640540419683 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 44111647421617521212561b124212434647434212)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640540419688 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640540419689 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4410484615134653464e5d1f1d421142124346474d)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640540419697 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640540419698 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5400585706020247555e460f0d5202535657555756)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000051 55 3651          1640540419717 structural
(_unit VHDL(onebitcomp 0 80(structural 0 84))
	(_version ve4)
	(_time 1640540419718 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 643136643533357264667d3f316267623262306364)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 90(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 91(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 92(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 93(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 94(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 95(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 96(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 97(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 98(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 100(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 101(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 102(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 103(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 104(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 106(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 107(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 108(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 110(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 111(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 85(_arch(_uni))))
		(_sig(_int and2 0 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 86(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 87(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 87(_arch(_uni))))
		(_sig(_int a1 -1 0 88(_arch(_uni))))
		(_sig(_int b1 -1 0 88(_arch(_uni))))
		(_sig(_int g1 -1 0 88(_arch(_uni))))
		(_sig(_int l1 -1 0 88(_arch(_uni))))
		(_sig(_int greater -1 0 88(_arch(_uni))))
		(_sig(_int less -1 0 88(_arch(_uni))))
		(_sig(_int equal -1 0 88(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640540419732 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 123))
	(_version ve4)
	(_time 1640540419733 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7326227272242e6476216029747527747370717526)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 128(_for 3 )
		(_inst gx 0 129(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 130(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 128(_arch)))
		)
	)
	(_generate gen1 0 134(_for 4 )
		(_inst g1 0 135(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 134(_arch)))
		)
	)
	(_inst g 0 137(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 141(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 142(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 143(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 124(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 124(_arch(_uni))))
		(_sig(_int y 2 0 124(_arch(_uni))))
		(_sig(_int Gr 2 0 125(_arch(_uni))))
		(_sig(_int Ls 2 0 125(_arch(_uni))))
		(_sig(_int Eq 2 0 125(_arch(_uni))))
		(_sig(_int GrT -2 0 126(_arch(_uni))))
		(_sig(_int LsT -2 0 126(_arch(_uni))))
		(_sig(_int EqT -2 0 126(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 128(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 134(_scalar (_to i 0 c 13))))
		(_prcs
			(line__132(_arch 0 0 132(_assignment(_trgt(8(0))))))
			(line__133(_arch 1 0 133(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640540419750 simple
(_unit VHDL(equation 0 256(simple 0 151))
	(_version ve4)
	(_time 1640540419751 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 83d6828c81d5d29583d097d9db85d585d685868482)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 156(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 157(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 158(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 159(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 160(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 161(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 162(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 163(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 164(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 165(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 166(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 167(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 168(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 169(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 170(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 152(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 153(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 153(_arch(_uni))))
		(_sig(_int x1 -1 0 154(_arch(_uni))))
		(_sig(_int y1 -1 0 154(_arch(_uni))))
		(_sig(_int greater -1 0 154(_arch(_uni))))
		(_sig(_int less -1 0 154(_arch(_uni))))
		(_sig(_int equal -1 0 154(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__172(_arch 1 0 172(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__173(_arch 2 0 173(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640540419769 simple
(_unit VHDL(onebitadder 0 153(simple 0 183))
	(_version ve4)
	(_time 1640540419770 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a2f7f0f5f5f5f3b4a1a1bbf9f7a4a3a4a6a4a6a4a7)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 188(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 189(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 191(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 192(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 193(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 194(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 195(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 184(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 184(_arch(_uni))))
		(_sig(_int or1 -1 0 185(_arch(_uni))))
		(_sig(_int or2 -1 0 185(_arch(_uni))))
		(_sig(_int xor1 -1 0 185(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640540419787 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 212))
	(_version ve4)
	(_time 1640540419788 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b2e7e3e6b2e5efa5b7bca3e8e7b4b6b4b7b5b0b4e7)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 219(_for 5 )
		(_inst g 0 220(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 219(_arch)))
		)
	)
	(_generate gen2 0 222(_for 6 )
		(_inst g 0 223(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 222(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 213(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 214(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 214(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 219(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 222(_scalar (_to i 0 c 10))))
		(_prcs
			(line__216(_arch 0 0 216(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__218(_arch 2 0 218(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640540419816 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 237))
	(_version ve4)
	(_time 1640540419817 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d1848083d2868cc6d7dfc08b84d7d5d7d4d6d3d7d2)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 245(_for 4 )
		(_inst gx 0 246(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 247(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 245(_arch)))
		)
	)
	(_inst g 0 251(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 254(_for 5 )
		(_inst g 0 255(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 254(_arch)))
		)
	)
	(_inst g1 0 257(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 259(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 260(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 261(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 263(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 266(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 267(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 268(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 238(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 238(_arch(_uni))))
		(_sig(_int B 2 0 238(_arch(_uni))))
		(_sig(_int sum 2 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 239(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 239(_arch(_uni))))
		(_sig(_int cin -2 0 240(_arch(_uni))))
		(_sig(_int carry -2 0 240(_arch(_uni))))
		(_sig(_int carryPREV -2 0 240(_arch(_uni))))
		(_sig(_int eq 2 0 241(_arch(_uni))))
		(_sig(_int ov -2 0 242(_arch(_uni))))
		(_sig(_int lessT -2 0 242(_arch(_uni))))
		(_sig(_int ov2 -2 0 242(_arch(_uni))))
		(_sig(_int greatT -2 0 242(_arch(_uni))))
		(_sig(_int eqT2 -2 0 243(_arch(_uni))))
		(_sig(_int xor1 -2 0 243(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 245(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 254(_scalar (_to i 0 c 10))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(9(0))))))
			(line__253(_arch 2 0 253(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640540419831 test
(_unit VHDL(testbench 0 258(test 0 280))
	(_version ve4)
	(_time 1640540419832 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e1b5e1b2e5b7b6f6e4e5f3bbb5e7b4e7e2e7e9e6e5)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 287(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 288(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 289(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 281(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 282(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 282(_arch(_uni))))
		(_sig(_int B 0 0 282(_arch(_uni))))
		(_sig(_int greaterEX -2 0 283(_arch(_uni))))
		(_sig(_int equalEX -2 0 283(_arch(_uni))))
		(_sig(_int lessEX -2 0 283(_arch(_uni))))
		(_sig(_int greater -2 0 284(_arch(_uni))))
		(_sig(_int equal -2 0 284(_arch(_uni))))
		(_sig(_int less -2 0 284(_arch(_uni))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640540419853 tb
(_unit VHDL(test_generator 0 280(tb 0 305))
	(_version ve4)
	(_time 1640540419854 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f0a4f0a0f5a6a7e7f6a6b6aaa6f6f5f6a5f6f5f7f2)
	(_ent
		(_time 1640465242384)
	)
	(_object
		(_gen(_int n -1 0 281 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 282(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 282(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 282(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 283(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 283(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 284(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 284(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 284(_ent(_out))))
		(_prcs
			(line__307(_arch 0 0 307(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1463          1640540419863 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 349))
	(_version ve4)
	(_time 1640540419864 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 00540706055657170401435b550601065506010653)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__351(_arch 0 0 351(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1886680399 1763734645 1852383347 1920102243 7627621)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640540419869 test
(_unit VHDL(testbench2 0 347(test 0 371))
	(_version ve4)
	(_time 1640540419870 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 00540106055657170504125a540655060306080302)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 378(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 379(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 380(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 372(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 373(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 373(_arch(_uni))))
		(_sig(_int B 0 0 373(_arch(_uni))))
		(_sig(_int greaterEX -2 0 374(_arch(_uni))))
		(_sig(_int equalEX -2 0 374(_arch(_uni))))
		(_sig(_int lessEX -2 0 374(_arch(_uni))))
		(_sig(_int greater -2 0 375(_arch(_uni))))
		(_sig(_int equal -2 0 375(_arch(_uni))))
		(_sig(_int less -2 0 375(_arch(_uni))))
		(_prcs
			(line__377(_arch 0 0 377(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 701           1640540419875 behave
(_unit VHDL(dflipflop 0 363(behave 0 388))
	(_version ve4)
	(_time 1640540419876 2021.12.26 19:40:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 00550106065707160952105a570653065607000604)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__390(_arch 0 0 390(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000047 55 556           1640543178684 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640543178685 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9ccec1939acace8a99928ec7c99a999b9e9f9e9a95)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543178704 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640543178705 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bceebde8eeebbdaab8b6a9e6b8babdbae9bab8bfb9)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543178710 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640543178711 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bceebde8b9eaeaafb9b3f9e6bbbbbebfb9bae9baea)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543178716 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640543178717 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bceee9e8baebecafbbb3ade6b8bab8bfbbbabdbae9)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640543178722 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640543178723 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cb99c99f9b9998dd9d9dd9949dcd9dccc9c8cccd9d)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543178728 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640543178729 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cb98979ecc9cc9dcc9c1d29092cd9ecd9dccc9c8c2)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640543178738 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640543178739 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code db888789df8d8dc8dad1c98082dd8ddcd9d8dad8d9)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640543178749 behave
(_unit VHDL(dflipflop 0 363(behave 0 84))
	(_version ve4)
	(_time 1640543178750 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code db898b898f8cdccdd289cb818cdd88dd8ddcdbdddf)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640543178806 structural
(_unit VHDL(onebitcomp 0 80(structural 0 100))
	(_version ve4)
	(_time 1640543178807 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 194b1a1e454e480f191b00424c1f1a1f4f1f4d1e19)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 106(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 107(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 108(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 110(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 111(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 112(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 113(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 114(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 116(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 117(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 118(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 119(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 120(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 122(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 123(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 124(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 126(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 127(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 101(_arch(_uni))))
		(_sig(_int and2 0 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 103(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 103(_arch(_uni))))
		(_sig(_int a1 -1 0 104(_arch(_uni))))
		(_sig(_int b1 -1 0 104(_arch(_uni))))
		(_sig(_int g1 -1 0 104(_arch(_uni))))
		(_sig(_int l1 -1 0 104(_arch(_uni))))
		(_sig(_int greater -1 0 104(_arch(_uni))))
		(_sig(_int less -1 0 104(_arch(_uni))))
		(_sig(_int equal -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640543178850 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 139))
	(_version ve4)
	(_time 1640543178851 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 481a484a421f155f4d1b5b124f4e1c4f484b4a4e1d)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 144(_for 3 )
		(_inst gx 0 145(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 146(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate gen1 0 150(_for 4 )
		(_inst g1 0 151(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 150(_arch)))
		)
	)
	(_inst g 0 153(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 158(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 159(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 160(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 140(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 140(_arch(_uni))))
		(_sig(_int y 2 0 140(_arch(_uni))))
		(_sig(_int Gr 2 0 141(_arch(_uni))))
		(_sig(_int Ls 2 0 141(_arch(_uni))))
		(_sig(_int Eq 2 0 141(_arch(_uni))))
		(_sig(_int GrT -2 0 142(_arch(_uni))))
		(_sig(_int LsT -2 0 142(_arch(_uni))))
		(_sig(_int EqT -2 0 142(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 144(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 150(_scalar (_to i 0 c 13))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_trgt(8(0))))))
			(line__149(_arch 1 0 149(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640543178897 simple
(_unit VHDL(equation 0 256(simple 0 168))
	(_version ve4)
	(_time 1640543178898 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 77252777712126617726632d2f7121712271727076)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 173(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 174(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 175(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 176(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 177(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 178(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 179(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 180(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 181(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 183(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 184(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 185(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 186(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 187(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 189(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 169(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 169(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 170(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 170(_arch(_uni))))
		(_sig(_int x1 -1 0 171(_arch(_uni))))
		(_sig(_int y1 -1 0 171(_arch(_uni))))
		(_sig(_int greater -1 0 171(_arch(_uni))))
		(_sig(_int less -1 0 171(_arch(_uni))))
		(_sig(_int equal -1 0 171(_arch(_uni))))
		(_prcs
			(line__190(_arch 0 0 190(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__191(_arch 1 0 191(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__192(_arch 2 0 192(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640543178931 simple
(_unit VHDL(onebitadder 0 153(simple 0 202))
	(_version ve4)
	(_time 1640543178932 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 96c49599c5c1c78095958fcdc39097909290929093)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 207(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 208(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 210(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 211(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 212(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 213(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 214(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 203(_arch(_uni))))
		(_sig(_int or1 -1 0 204(_arch(_uni))))
		(_sig(_int or2 -1 0 204(_arch(_uni))))
		(_sig(_int xor1 -1 0 204(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640543178970 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 231))
	(_version ve4)
	(_time 1640543178971 2021.12.26 20:26:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c597c590c29298d2c0cbd49f90c3c1c3c0c2c7c390)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 238(_for 5 )
		(_inst g 0 239(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 238(_arch)))
		)
	)
	(_generate gen2 0 241(_for 6 )
		(_inst g 0 242(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 241(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 232(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 233(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 233(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 238(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 241(_scalar (_to i 0 c 10))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__236(_arch 1 0 236(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__237(_arch 2 0 237(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640543179030 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 256))
	(_version ve4)
	(_time 1640543179031 2021.12.26 20:26:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f4a6f4a4f2a3a9e3f2fae5aea1f2f0f2f1f3f6f2f7)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 264(_for 4 )
		(_inst gx 0 265(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 266(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 264(_arch)))
		)
	)
	(_inst g 0 270(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 273(_for 5 )
		(_inst g 0 274(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 273(_arch)))
		)
	)
	(_inst g1 0 276(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 278(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 279(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 280(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 282(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 285(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 286(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 287(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 257(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 257(_arch(_uni))))
		(_sig(_int B 2 0 257(_arch(_uni))))
		(_sig(_int sum 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 258(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 258(_arch(_uni))))
		(_sig(_int cin -2 0 259(_arch(_uni))))
		(_sig(_int carry -2 0 259(_arch(_uni))))
		(_sig(_int carryPREV -2 0 259(_arch(_uni))))
		(_sig(_int eq 2 0 260(_arch(_uni))))
		(_sig(_int ov -2 0 261(_arch(_uni))))
		(_sig(_int lessT -2 0 261(_arch(_uni))))
		(_sig(_int ov2 -2 0 261(_arch(_uni))))
		(_sig(_int greatT -2 0 261(_arch(_uni))))
		(_sig(_int eqT2 -2 0 262(_arch(_uni))))
		(_sig(_int xor1 -2 0 262(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 264(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 273(_scalar (_to i 0 c 10))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__269(_arch 1 0 269(_assignment(_trgt(9(0))))))
			(line__272(_arch 2 0 272(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640543179068 test
(_unit VHDL(testbench 0 258(test 0 299))
	(_version ve4)
	(_time 1640543179069 2021.12.26 20:26:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2370712725757434262731797725762520252b2427)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 306(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 307(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 308(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 300(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 301(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 301(_arch(_uni))))
		(_sig(_int B 0 0 301(_arch(_uni))))
		(_sig(_int greaterEX -2 0 302(_arch(_uni))))
		(_sig(_int equalEX -2 0 302(_arch(_uni))))
		(_sig(_int lessEX -2 0 302(_arch(_uni))))
		(_sig(_int greater -2 0 303(_arch(_uni))))
		(_sig(_int equal -2 0 303(_arch(_uni))))
		(_sig(_int less -2 0 303(_arch(_uni))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1254          1640543179092 tb
(_unit VHDL(test_generator 0 318(tb 0 323))
	(_version ve4)
	(_time 1640543179093 2021.12.26 20:26:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 336061363565642435657569653536356635363431)
	(_ent
		(_time 1640543179083)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 320(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 320(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 321(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 321(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 321(_ent(_out))))
		(_prcs
			(line__325(_arch 0 0 325(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640543179124 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 367))
	(_version ve4)
	(_time 1640543179125 2021.12.26 20:26:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 520106515504054556531109075453540754535401)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__369(_arch 0 0 369(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1886680431 3044469)
	)
	(_model . tb 3 -1)
)
I 000045 55 1888          1640543179157 test
(_unit VHDL(testbench2 0 347(test 0 389))
	(_version ve4)
	(_time 1640543179158 2021.12.26 20:26:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 81d2d38f85d7d696848593dbd587d4878287898283)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 396(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((A)(A))
			((B)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 397(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 398(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 390(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 391(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 391(_arch(_uni))))
		(_sig(_int B 0 0 391(_arch(_uni))))
		(_sig(_int greaterEX -2 0 392(_arch(_uni))))
		(_sig(_int equalEX -2 0 392(_arch(_uni))))
		(_sig(_int lessEX -2 0 392(_arch(_uni))))
		(_sig(_int greater -2 0 393(_arch(_uni))))
		(_sig(_int equal -2 0 393(_arch(_uni))))
		(_sig(_int less -2 0 393(_arch(_uni))))
		(_prcs
			(line__395(_arch 0 0 395(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 556           1640543219628 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640543219629 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9697cb99c5c0c480939884cdc3909391949594909f)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543219634 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640543219635 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9697979991c19780929c83cc92909790c390929593)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543219647 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640543219648 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a5a4a4f2f6f3f3b6a0aae0ffa2a2a7a6a0a3f0a3f3)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543219668 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640543219669 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b5b4e0e1e5e2e5a6b2baa4efb1b3b1b6b2b3b4b3e0)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640543219689 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640543219690 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d4d5d687d28687c28282c68b82d282d3d6d7d3d282)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543219709 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640543219710 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e4e4b8b7b5b3e6f3e6eefdbfbde2b1e2b2e3e6e7ed)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640543219728 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640543219729 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f3f3afa3a6a5a5e0f2f9e1a8aaf5a5f4f1f0f2f0f1)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640543219749 behave
(_unit VHDL(dflipflop 0 363(behave 0 84))
	(_version ve4)
	(_time 1640543219750 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 03025205065404150a511359540550055504030507)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640543219805 structural
(_unit VHDL(onebitcomp 0 80(structural 0 100))
	(_version ve4)
	(_time 1640543219806 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 41404243151610574143581a144742471747154641)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 106(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 107(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 108(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 110(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 111(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 112(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 113(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 114(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 116(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 117(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 118(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 119(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 120(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 122(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 123(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 124(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 126(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 127(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 101(_arch(_uni))))
		(_sig(_int and2 0 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 103(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 103(_arch(_uni))))
		(_sig(_int a1 -1 0 104(_arch(_uni))))
		(_sig(_int b1 -1 0 104(_arch(_uni))))
		(_sig(_int g1 -1 0 104(_arch(_uni))))
		(_sig(_int l1 -1 0 104(_arch(_uni))))
		(_sig(_int greater -1 0 104(_arch(_uni))))
		(_sig(_int less -1 0 104(_arch(_uni))))
		(_sig(_int equal -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640543219840 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 139))
	(_version ve4)
	(_time 1640543219841 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6160616162363c766432723b666735666162636734)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 144(_for 3 )
		(_inst gx 0 145(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 146(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate gen1 0 150(_for 4 )
		(_inst g1 0 151(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 150(_arch)))
		)
	)
	(_inst g 0 153(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 158(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 159(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 160(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 140(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 140(_arch(_uni))))
		(_sig(_int y 2 0 140(_arch(_uni))))
		(_sig(_int Gr 2 0 141(_arch(_uni))))
		(_sig(_int Ls 2 0 141(_arch(_uni))))
		(_sig(_int Eq 2 0 141(_arch(_uni))))
		(_sig(_int GrT -2 0 142(_arch(_uni))))
		(_sig(_int LsT -2 0 142(_arch(_uni))))
		(_sig(_int EqT -2 0 142(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 144(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 150(_scalar (_to i 0 c 13))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_trgt(8(0))))))
			(line__149(_arch 1 0 149(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640543219885 simple
(_unit VHDL(equation 0 256(simple 0 168))
	(_version ve4)
	(_time 1640543219886 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9091c09e91c6c18690c184cac896c696c596959791)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 173(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 174(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 175(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 176(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 177(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 178(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 179(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 180(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 181(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 183(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 184(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 185(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 186(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 187(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 189(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 169(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 169(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 170(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 170(_arch(_uni))))
		(_sig(_int x1 -1 0 171(_arch(_uni))))
		(_sig(_int y1 -1 0 171(_arch(_uni))))
		(_sig(_int greater -1 0 171(_arch(_uni))))
		(_sig(_int less -1 0 171(_arch(_uni))))
		(_sig(_int equal -1 0 171(_arch(_uni))))
		(_prcs
			(line__190(_arch 0 0 190(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__191(_arch 1 0 191(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__192(_arch 2 0 192(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640543219934 simple
(_unit VHDL(onebitadder 0 153(simple 0 202))
	(_version ve4)
	(_time 1640543219935 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bebfbdeabee9efa8bdbda7e5ebb8bfb8bab8bab8bb)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 207(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 208(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 210(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 211(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 212(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 213(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 214(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 203(_arch(_uni))))
		(_sig(_int or1 -1 0 204(_arch(_uni))))
		(_sig(_int or2 -1 0 204(_arch(_uni))))
		(_sig(_int xor1 -1 0 204(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640543219973 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 231))
	(_version ve4)
	(_time 1640543219974 2021.12.26 20:26:59)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code edecedbebbbab0fae8e3fcb7b8ebe9ebe8eaefebb8)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 238(_for 5 )
		(_inst g 0 239(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 238(_arch)))
		)
	)
	(_generate gen2 0 241(_for 6 )
		(_inst g 0 242(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 241(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 232(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 233(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 233(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 238(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 241(_scalar (_to i 0 c 10))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__236(_arch 1 0 236(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__237(_arch 2 0 237(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640543220033 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 256))
	(_version ve4)
	(_time 1640543220034 2021.12.26 20:27:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2c2d2f287d7b713b2a223d76792a282a292b2e2a2f)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 264(_for 4 )
		(_inst gx 0 265(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 266(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 264(_arch)))
		)
	)
	(_inst g 0 270(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 273(_for 5 )
		(_inst g 0 274(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 273(_arch)))
		)
	)
	(_inst g1 0 276(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 278(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 279(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 280(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 282(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 285(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 286(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 287(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 257(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 257(_arch(_uni))))
		(_sig(_int B 2 0 257(_arch(_uni))))
		(_sig(_int sum 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 258(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 258(_arch(_uni))))
		(_sig(_int cin -2 0 259(_arch(_uni))))
		(_sig(_int carry -2 0 259(_arch(_uni))))
		(_sig(_int carryPREV -2 0 259(_arch(_uni))))
		(_sig(_int eq 2 0 260(_arch(_uni))))
		(_sig(_int ov -2 0 261(_arch(_uni))))
		(_sig(_int lessT -2 0 261(_arch(_uni))))
		(_sig(_int ov2 -2 0 261(_arch(_uni))))
		(_sig(_int greatT -2 0 261(_arch(_uni))))
		(_sig(_int eqT2 -2 0 262(_arch(_uni))))
		(_sig(_int xor1 -2 0 262(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 264(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 273(_scalar (_to i 0 c 10))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__269(_arch 1 0 269(_assignment(_trgt(9(0))))))
			(line__272(_arch 2 0 272(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1882          1640543220066 test
(_unit VHDL(testbench 0 258(test 0 299))
	(_version ve4)
	(_time 1640543220067 2021.12.26 20:27:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4b4b19491c1d1c5c4e4f59111f4d1e4d484d434c4f)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 306(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((A)(A))
			((B)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 307(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 308(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 300(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 301(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 301(_arch(_uni))))
		(_sig(_int B 0 0 301(_arch(_uni))))
		(_sig(_int greaterEX -2 0 302(_arch(_uni))))
		(_sig(_int equalEX -2 0 302(_arch(_uni))))
		(_sig(_int lessEX -2 0 302(_arch(_uni))))
		(_sig(_int greater -2 0 303(_arch(_uni))))
		(_sig(_int equal -2 0 303(_arch(_uni))))
		(_sig(_int less -2 0 303(_arch(_uni))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640543220098 tb
(_unit VHDL(test_generator 0 318(tb 0 324))
	(_version ve4)
	(_time 1640543220099 2021.12.26 20:27:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6a6a386a3e3c3d7d6c3b2c303c6c6f6c3f6c6f6d68)
	(_ent
		(_time 1640543220089)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640543220126 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 368))
	(_version ve4)
	(_time 1640543220127 2021.12.26 20:27:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7a7a2e7b2e2c2d6d7e7b39212f7c7b7c2f7c7b7c29)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__370(_arch 0 0 370(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1886680431 3044469)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640543220159 test
(_unit VHDL(testbench2 0 347(test 0 390))
	(_version ve4)
	(_time 1640543220160 2021.12.26 20:27:00)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a9a9fbfea5fffebeacadbbf3fdaffcafaaafa1aaab)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 397(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 398(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 399(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 391(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 392(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 392(_arch(_uni))))
		(_sig(_int B 0 0 392(_arch(_uni))))
		(_sig(_int greaterEX -2 0 393(_arch(_uni))))
		(_sig(_int equalEX -2 0 393(_arch(_uni))))
		(_sig(_int lessEX -2 0 393(_arch(_uni))))
		(_sig(_int greater -2 0 394(_arch(_uni))))
		(_sig(_int equal -2 0 394(_arch(_uni))))
		(_sig(_int less -2 0 394(_arch(_uni))))
		(_prcs
			(line__396(_arch 0 0 396(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 556           1640543238880 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640543238881 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c89dc99d959e9adecdc6da939dcecdcfcacbcacec1)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543238891 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640543238892 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c89d959dc19fc9deccc2dd92cccec9ce9dcecccbcd)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543238898 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640543238899 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d7828a85868181c4d2d8928dd0d0d5d4d2d182d181)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543238904 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640543238905 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d782de85858087c4d0d8c68dd3d1d3d4d0d1d6d182)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640543238911 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640543238912 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e7b2b9b5e2b5b4f1b1b1f5b8b1e1b1e0e5e4e0e1b1)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543238917 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640543238918 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e7b3e7b4b5b0e5f0e5edfebcbee1b2e1b1e0e5e4ee)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640543238923 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640543238924 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e7b3e7b4b6b1b1f4e6edf5bcbee1b1e0e5e4e6e4e5)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640543238929 behave
(_unit VHDL(dflipflop 0 363(behave 0 84))
	(_version ve4)
	(_time 1640543238930 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f6a3faa6f6a1f1e0ffa4e6aca1f0a5f0a0f1f6f0f2)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640543238943 structural
(_unit VHDL(onebitcomp 0 80(structural 0 100))
	(_version ve4)
	(_time 1640543238944 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 065359005551571006041f5d530005005000520106)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 106(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 107(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 108(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 110(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 111(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 112(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 113(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 114(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 116(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 117(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 118(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 119(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 120(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 122(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 123(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 124(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 126(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 127(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 101(_arch(_uni))))
		(_sig(_int and2 0 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 103(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 103(_arch(_uni))))
		(_sig(_int a1 -1 0 104(_arch(_uni))))
		(_sig(_int b1 -1 0 104(_arch(_uni))))
		(_sig(_int g1 -1 0 104(_arch(_uni))))
		(_sig(_int l1 -1 0 104(_arch(_uni))))
		(_sig(_int greater -1 0 104(_arch(_uni))))
		(_sig(_int less -1 0 104(_arch(_uni))))
		(_sig(_int equal -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640543238949 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 139))
	(_version ve4)
	(_time 1640543238950 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 06535a0002515b110355155c010052010605040053)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 144(_for 3 )
		(_inst gx 0 145(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 146(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate gen1 0 150(_for 4 )
		(_inst g1 0 151(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 150(_arch)))
		)
	)
	(_inst g 0 153(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 158(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 159(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 160(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 140(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 140(_arch(_uni))))
		(_sig(_int y 2 0 140(_arch(_uni))))
		(_sig(_int Gr 2 0 141(_arch(_uni))))
		(_sig(_int Ls 2 0 141(_arch(_uni))))
		(_sig(_int Eq 2 0 141(_arch(_uni))))
		(_sig(_int GrT -2 0 142(_arch(_uni))))
		(_sig(_int LsT -2 0 142(_arch(_uni))))
		(_sig(_int EqT -2 0 142(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 144(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 150(_scalar (_to i 0 c 13))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_trgt(8(0))))))
			(line__149(_arch 1 0 149(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640543238961 simple
(_unit VHDL(equation 0 256(simple 0 168))
	(_version ve4)
	(_time 1640543238962 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 16431a10114047001647024c4e1040104310131117)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 173(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 174(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 175(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 176(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 177(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 178(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 179(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 180(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 181(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 183(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 184(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 185(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 186(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 187(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 189(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 169(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 169(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 170(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 170(_arch(_uni))))
		(_sig(_int x1 -1 0 171(_arch(_uni))))
		(_sig(_int y1 -1 0 171(_arch(_uni))))
		(_sig(_int greater -1 0 171(_arch(_uni))))
		(_sig(_int less -1 0 171(_arch(_uni))))
		(_sig(_int equal -1 0 171(_arch(_uni))))
		(_prcs
			(line__190(_arch 0 0 190(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__191(_arch 1 0 191(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__192(_arch 2 0 192(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640543238971 simple
(_unit VHDL(onebitadder 0 153(simple 0 202))
	(_version ve4)
	(_time 1640543238972 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 25707a217572743326263c7e702324232123212320)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 207(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 208(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 210(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 211(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 212(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 213(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 214(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 203(_arch(_uni))))
		(_sig(_int or1 -1 0 204(_arch(_uni))))
		(_sig(_int or2 -1 0 204(_arch(_uni))))
		(_sig(_int xor1 -1 0 204(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640543238981 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 231))
	(_version ve4)
	(_time 1640543238982 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2570792122727832202b347f702321232022272370)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 238(_for 5 )
		(_inst g 0 239(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 238(_arch)))
		)
	)
	(_generate gen2 0 241(_for 6 )
		(_inst g 0 242(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 241(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 232(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 233(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 233(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 238(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 241(_scalar (_to i 0 c 10))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__236(_arch 1 0 236(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__237(_arch 2 0 237(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640543238994 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 256))
	(_version ve4)
	(_time 1640543238995 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3560693032626822333b246f603331333032373336)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 264(_for 4 )
		(_inst gx 0 265(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 266(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 264(_arch)))
		)
	)
	(_inst g 0 270(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 273(_for 5 )
		(_inst g 0 274(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 273(_arch)))
		)
	)
	(_inst g1 0 276(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 278(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 279(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 280(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 282(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 285(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 286(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 287(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 257(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 257(_arch(_uni))))
		(_sig(_int B 2 0 257(_arch(_uni))))
		(_sig(_int sum 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 258(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 258(_arch(_uni))))
		(_sig(_int cin -2 0 259(_arch(_uni))))
		(_sig(_int carry -2 0 259(_arch(_uni))))
		(_sig(_int carryPREV -2 0 259(_arch(_uni))))
		(_sig(_int eq 2 0 260(_arch(_uni))))
		(_sig(_int ov -2 0 261(_arch(_uni))))
		(_sig(_int lessT -2 0 261(_arch(_uni))))
		(_sig(_int ov2 -2 0 261(_arch(_uni))))
		(_sig(_int greatT -2 0 261(_arch(_uni))))
		(_sig(_int eqT2 -2 0 262(_arch(_uni))))
		(_sig(_int xor1 -2 0 262(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 264(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 273(_scalar (_to i 0 c 10))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__269(_arch 1 0 269(_assignment(_trgt(9(0))))))
			(line__272(_arch 2 0 272(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640543239001 test
(_unit VHDL(testbench 0 258(test 0 299))
	(_version ve4)
	(_time 1640543239002 2021.12.26 20:27:18)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 35613830356362223031276f6133603336333d3231)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 306(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 307(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 308(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 300(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 301(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 301(_arch(_uni))))
		(_sig(_int B 0 0 301(_arch(_uni))))
		(_sig(_int greaterEX -2 0 302(_arch(_uni))))
		(_sig(_int equalEX -2 0 302(_arch(_uni))))
		(_sig(_int lessEX -2 0 302(_arch(_uni))))
		(_sig(_int greater -2 0 303(_arch(_uni))))
		(_sig(_int equal -2 0 303(_arch(_uni))))
		(_sig(_int less -2 0 303(_arch(_uni))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640543239007 tb
(_unit VHDL(test_generator 0 318(tb 0 324))
	(_version ve4)
	(_time 1640543239008 2021.12.26 20:27:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 45114847451312524314031f134340431043404247)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1486          1640543239016 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 368))
	(_version ve4)
	(_time 1640543239017 2021.12.26 20:27:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 45114e47451312524144061e104344431043444316)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__370(_arch 0 0 370(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640543239030 test
(_unit VHDL(testbench2 0 347(test 0 390))
	(_version ve4)
	(_time 1640543239031 2021.12.26 20:27:19)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 54005957550203435150460e0052015257525c5756)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 397(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 398(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 399(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 391(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 392(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 392(_arch(_uni))))
		(_sig(_int B 0 0 392(_arch(_uni))))
		(_sig(_int greaterEX -2 0 393(_arch(_uni))))
		(_sig(_int equalEX -2 0 393(_arch(_uni))))
		(_sig(_int lessEX -2 0 393(_arch(_uni))))
		(_sig(_int greater -2 0 394(_arch(_uni))))
		(_sig(_int equal -2 0 394(_arch(_uni))))
		(_sig(_int less -2 0 394(_arch(_uni))))
		(_prcs
			(line__396(_arch 0 0 396(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 556           1640543273169 simple
(_unit VHDL(inverter2 0 3(simple 0 7))
	(_version ve4)
	(_time 1640543273170 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b1b3ede5e5e7e3a7b4bfa3eae4b7b4b6b3b2b3b7b8)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543273187 simple
(_unit VHDL(nand5 0 14(simple 0 18))
	(_version ve4)
	(_time 1640543273188 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c0c2c095c197c1d6c4cad59ac4c6c1c695c6c4c3c5)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543273196 simple
(_unit VHDL(nor5 0 25(simple 0 29))
	(_version ve4)
	(_time 1640543273197 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d0d2d082868686c3d5df958ad7d7d2d3d5d685d686)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640543273202 simple
(_unit VHDL(and7 0 36(simple 0 40))
	(_version ve4)
	(_time 1640543273203 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d0d28482858780c3d7dfc18ad4d6d4d3d7d6d1d685)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640543273211 simple
(_unit VHDL(or7 0 47(simple 0 51))
	(_version ve4)
	(_time 1640543273212 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e0e2e3b2e2b2b3f6b6b6f2bfb6e6b6e7e2e3e7e6b6)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640543273220 simple
(_unit VHDL(xnor9 0 58(simple 0 63))
	(_version ve4)
	(_time 1640543273221 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code efecb2bcecb8edf8ede5f6b4b6e9bae9b9e8edece6)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640543273226 simple
(_unit VHDL(xor12 0 69(simple 0 74))
	(_version ve4)
	(_time 1640543273227 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code efecb2bcefb9b9fceee5fdb4b6e9b9e8edeceeeced)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640543273238 behave
(_unit VHDL(dflipflop 0 363(behave 0 84))
	(_version ve4)
	(_time 1640543273239 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code fffdaeafafa8f8e9f6adefa5a8f9acf9a9f8fff9fb)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__86(_arch 0 0 86(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640543273253 structural
(_unit VHDL(onebitcomp 0 80(structural 0 100))
	(_version ve4)
	(_time 1640543273254 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0f0d0f090c585e190f0d16545a090c0959095b080f)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 106(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 107(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 108(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 109(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 110(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 111(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 112(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 113(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 114(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 116(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 117(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 118(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 119(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 120(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 122(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 123(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 124(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 126(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 127(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 101(_arch(_uni))))
		(_sig(_int and2 0 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 103(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 103(_arch(_uni))))
		(_sig(_int a1 -1 0 104(_arch(_uni))))
		(_sig(_int b1 -1 0 104(_arch(_uni))))
		(_sig(_int g1 -1 0 104(_arch(_uni))))
		(_sig(_int l1 -1 0 104(_arch(_uni))))
		(_sig(_int greater -1 0 104(_arch(_uni))))
		(_sig(_int less -1 0 104(_arch(_uni))))
		(_sig(_int equal -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640543273260 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 139))
	(_version ve4)
	(_time 1640543273261 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0f0d0c095b5852180a5c1c5508095b080f0c0d095a)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 144(_for 3 )
		(_inst gx 0 145(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 146(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate gen1 0 150(_for 4 )
		(_inst g1 0 151(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 150(_arch)))
		)
	)
	(_inst g 0 153(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 158(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 159(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 160(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 140(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 140(_arch(_uni))))
		(_sig(_int y 2 0 140(_arch(_uni))))
		(_sig(_int Gr 2 0 141(_arch(_uni))))
		(_sig(_int Ls 2 0 141(_arch(_uni))))
		(_sig(_int Eq 2 0 141(_arch(_uni))))
		(_sig(_int GrT -2 0 142(_arch(_uni))))
		(_sig(_int LsT -2 0 142(_arch(_uni))))
		(_sig(_int EqT -2 0 142(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 144(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 150(_scalar (_to i 0 c 13))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_trgt(8(0))))))
			(line__149(_arch 1 0 149(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640543273274 simple
(_unit VHDL(equation 0 256(simple 0 168))
	(_version ve4)
	(_time 1640543273275 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1e1c4d184a484f081e4f0a44461848184b181b191f)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 173(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 174(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 175(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 176(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 177(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 178(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 179(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 180(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 181(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 183(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 184(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 185(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 186(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 187(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 189(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 169(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 169(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 170(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 170(_arch(_uni))))
		(_sig(_int x1 -1 0 171(_arch(_uni))))
		(_sig(_int y1 -1 0 171(_arch(_uni))))
		(_sig(_int greater -1 0 171(_arch(_uni))))
		(_sig(_int less -1 0 171(_arch(_uni))))
		(_sig(_int equal -1 0 171(_arch(_uni))))
		(_prcs
			(line__190(_arch 0 0 190(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__191(_arch 1 0 191(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__192(_arch 2 0 192(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640543273285 simple
(_unit VHDL(onebitadder 0 153(simple 0 202))
	(_version ve4)
	(_time 1640543273286 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2e2c2e2a2e797f382d2d37757b282f282a282a282b)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 207(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 208(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 210(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 211(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 212(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 213(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 214(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 203(_arch(_uni))))
		(_sig(_int or1 -1 0 204(_arch(_uni))))
		(_sig(_int or2 -1 0 204(_arch(_uni))))
		(_sig(_int xor1 -1 0 204(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640543273300 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 231))
	(_version ve4)
	(_time 1640543273301 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3d3f3e386b6a602a38332c67683b393b383a3f3b68)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 238(_for 5 )
		(_inst g 0 239(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 238(_arch)))
		)
	)
	(_generate gen2 0 241(_for 6 )
		(_inst g 0 242(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 241(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 232(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 233(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 233(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 238(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 241(_scalar (_to i 0 c 10))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__236(_arch 1 0 236(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__237(_arch 2 0 237(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640543273315 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 256))
	(_version ve4)
	(_time 1640543273316 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4d4f4e4f1b1a105a4b435c17184b494b484a4f4b4e)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 264(_for 4 )
		(_inst gx 0 265(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 266(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 264(_arch)))
		)
	)
	(_inst g 0 270(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 273(_for 5 )
		(_inst g 0 274(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 273(_arch)))
		)
	)
	(_inst g1 0 276(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 278(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 279(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 280(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 282(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 285(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 286(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 287(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 257(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 257(_arch(_uni))))
		(_sig(_int B 2 0 257(_arch(_uni))))
		(_sig(_int sum 2 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 258(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 258(_arch(_uni))))
		(_sig(_int cin -2 0 259(_arch(_uni))))
		(_sig(_int carry -2 0 259(_arch(_uni))))
		(_sig(_int carryPREV -2 0 259(_arch(_uni))))
		(_sig(_int eq 2 0 260(_arch(_uni))))
		(_sig(_int ov -2 0 261(_arch(_uni))))
		(_sig(_int lessT -2 0 261(_arch(_uni))))
		(_sig(_int ov2 -2 0 261(_arch(_uni))))
		(_sig(_int greatT -2 0 261(_arch(_uni))))
		(_sig(_int eqT2 -2 0 262(_arch(_uni))))
		(_sig(_int xor1 -2 0 262(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 264(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 273(_scalar (_to i 0 c 10))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__269(_arch 1 0 269(_assignment(_trgt(9(0))))))
			(line__272(_arch 2 0 272(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640543273327 test
(_unit VHDL(testbench 0 258(test 0 299))
	(_version ve4)
	(_time 1640543273328 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4d4e1f4f1c1b1a5a48495f17194b184b4e4b454a49)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 306(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 307(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 308(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 300(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 301(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 301(_arch(_uni))))
		(_sig(_int B 0 0 301(_arch(_uni))))
		(_sig(_int greaterEX -2 0 302(_arch(_uni))))
		(_sig(_int equalEX -2 0 302(_arch(_uni))))
		(_sig(_int lessEX -2 0 302(_arch(_uni))))
		(_sig(_int greater -2 0 303(_arch(_uni))))
		(_sig(_int equal -2 0 303(_arch(_uni))))
		(_sig(_int less -2 0 303(_arch(_uni))))
		(_prcs
			(line__305(_arch 0 0 305(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640543273343 tb
(_unit VHDL(test_generator 0 318(tb 0 324))
	(_version ve4)
	(_time 1640543273344 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5d5e0f5e0c0b0a4a5b0c1b070b5b585b085b585a5f)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640543273354 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 368))
	(_version ve4)
	(_time 1640543273355 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6c6f386c3a3a3b7b686d2f37396a6d6a396a6d6a3f)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__370(_arch 0 0 370(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1970496850 7566444)
	)
	(_model . tb 3 -1)
)
I 000045 55 1900          1640543273366 test
(_unit VHDL(testbench2 0 347(test 0 390))
	(_version ve4)
	(_time 1640543273367 2021.12.26 20:27:53)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7c7f2e7d2a2a2b6b79786e26287a297a7f7a747f7e)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 397(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 398(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 399(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 391(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 392(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 392(_arch(_uni))))
		(_sig(_int B 0 0 392(_arch(_uni))))
		(_sig(_int greaterEX -2 0 393(_arch(_uni))))
		(_sig(_int equalEX -2 0 393(_arch(_uni))))
		(_sig(_int lessEX -2 0 393(_arch(_uni))))
		(_sig(_int greater -2 0 394(_arch(_uni))))
		(_sig(_int equal -2 0 394(_arch(_uni))))
		(_sig(_int less -2 0 394(_arch(_uni))))
		(_prcs
			(line__396(_arch 0 0 396(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000047 55 558           1640547633719 simple
(_unit VHDL(inverter2 0 3(simple 0 9))
	(_version ve4)
	(_time 1640547633720 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1446151345424602111a064f41121113161716121d)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640547633735 simple
(_unit VHDL(nand5 0 14(simple 0 20))
	(_version ve4)
	(_time 1640547633736 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 23717e272174223527293679272522257625272026)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640547633744 simple
(_unit VHDL(nor5 0 25(simple 0 31))
	(_version ve4)
	(_time 1640547633745 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 33616e3666656520363c7669343431303635663565)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640547633753 simple
(_unit VHDL(and7 0 36(simple 0 42))
	(_version ve4)
	(_time 1640547633754 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 43114a4115141350444c5219474547404445424516)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640547633762 simple
(_unit VHDL(or7 0 47(simple 0 53))
	(_version ve4)
	(_time 1640547633763 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 43111d40421110551515511c154515444140444515)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640547633774 simple
(_unit VHDL(xnor9 0 58(simple 0 65))
	(_version ve4)
	(_time 1640547633775 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 520152510505504550584b090b540754045550515b)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640547633783 simple
(_unit VHDL(xor12 0 69(simple 0 76))
	(_version ve4)
	(_time 1640547633784 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6231626236343471636870393b6434656061636160)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640547633798 behave
(_unit VHDL(dflipflop 0 363(behave 0 86))
	(_version ve4)
	(_time 1640547633799 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 71237d70762676677823612b267722772776717775)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640547633819 structural
(_unit VHDL(onebitcomp 0 80(structural 0 102))
	(_version ve4)
	(_time 1640547633820 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 81d3df8fd5d6d097818298dad4878287d787d58681)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 109(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 110(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 111(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 112(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 113(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 114(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 115(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 116(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 117(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 119(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 120(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 121(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 122(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 123(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 126(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 127(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 128(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 129(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 130(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 104(_arch(_uni))))
		(_sig(_int and2 0 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 105(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 106(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 106(_arch(_uni))))
		(_sig(_int a1 -1 0 107(_arch(_uni))))
		(_sig(_int b1 -1 0 107(_arch(_uni))))
		(_sig(_int g1 -1 0 107(_arch(_uni))))
		(_sig(_int l1 -1 0 107(_arch(_uni))))
		(_sig(_int greater -1 0 107(_arch(_uni))))
		(_sig(_int less -1 0 107(_arch(_uni))))
		(_sig(_int equal -1 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640547633825 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 142))
	(_version ve4)
	(_time 1640547633826 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 81d3dc8f82d6dc9684d292db8687d58681828387d4)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 147(_for 3 )
		(_inst gx 0 148(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 149(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 147(_arch)))
		)
	)
	(_generate gen1 0 153(_for 4 )
		(_inst g1 0 154(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 153(_arch)))
		)
	)
	(_inst g 0 156(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 161(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 162(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 163(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 143(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 143(_arch(_uni))))
		(_sig(_int y 2 0 143(_arch(_uni))))
		(_sig(_int Gr 2 0 144(_arch(_uni))))
		(_sig(_int Ls 2 0 144(_arch(_uni))))
		(_sig(_int Eq 2 0 144(_arch(_uni))))
		(_sig(_int GrT -2 0 145(_arch(_uni))))
		(_sig(_int LsT -2 0 145(_arch(_uni))))
		(_sig(_int EqT -2 0 145(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 147(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 153(_scalar (_to i 0 c 13))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(8(0))))))
			(line__152(_arch 1 0 152(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640547633841 simple
(_unit VHDL(equation 0 256(simple 0 172))
	(_version ve4)
	(_time 1640547633842 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 91c39c9f91c7c08791c085cbc997c797c497949690)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 177(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 178(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 179(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 180(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 181(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 182(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 183(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 184(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 185(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 187(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 188(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 189(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 190(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 191(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 193(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 173(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 174(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 174(_arch(_uni))))
		(_sig(_int x1 -1 0 175(_arch(_uni))))
		(_sig(_int y1 -1 0 175(_arch(_uni))))
		(_sig(_int greater -1 0 175(_arch(_uni))))
		(_sig(_int less -1 0 175(_arch(_uni))))
		(_sig(_int equal -1 0 175(_arch(_uni))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__195(_arch 1 0 195(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__196(_arch 2 0 196(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640547633860 simple
(_unit VHDL(onebitadder 0 153(simple 0 206))
	(_version ve4)
	(_time 1640547633861 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a0f2fef7f5f7f1b6a3a3b9fbf5a6a1a6a4a6a4a6a5)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 211(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 212(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 214(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 215(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 216(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 217(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 218(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 207(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 207(_arch(_uni))))
		(_sig(_int or1 -1 0 208(_arch(_uni))))
		(_sig(_int or2 -1 0 208(_arch(_uni))))
		(_sig(_int xor1 -1 0 208(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640547633877 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 235))
	(_version ve4)
	(_time 1640547633878 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c0929d95c2979dd7c5ced19a95c6c4c6c5c7c2c695)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 242(_for 5 )
		(_inst g 0 243(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 242(_arch)))
		)
	)
	(_generate gen2 0 245(_for 6 )
		(_inst g 0 246(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 245(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 236(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 237(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 237(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 242(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 245(_scalar (_to i 0 c 10))))
		(_prcs
			(line__239(_arch 0 0 239(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__240(_arch 1 0 240(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__241(_arch 2 0 241(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640547633902 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 260))
	(_version ve4)
	(_time 1640547633903 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code cf9d929a9b9892d8c9c1de959ac9cbc9cac8cdc9cc)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 268(_for 4 )
		(_inst gx 0 269(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 270(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 268(_arch)))
		)
	)
	(_inst g 0 274(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 277(_for 5 )
		(_inst g 0 278(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 277(_arch)))
		)
	)
	(_inst g1 0 280(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 282(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 283(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 284(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 286(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 289(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 290(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 291(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 261(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 261(_arch(_uni))))
		(_sig(_int B 2 0 261(_arch(_uni))))
		(_sig(_int sum 2 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 262(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 262(_arch(_uni))))
		(_sig(_int cin -2 0 263(_arch(_uni))))
		(_sig(_int carry -2 0 263(_arch(_uni))))
		(_sig(_int carryPREV -2 0 263(_arch(_uni))))
		(_sig(_int eq 2 0 264(_arch(_uni))))
		(_sig(_int ov -2 0 265(_arch(_uni))))
		(_sig(_int lessT -2 0 265(_arch(_uni))))
		(_sig(_int ov2 -2 0 265(_arch(_uni))))
		(_sig(_int greatT -2 0 265(_arch(_uni))))
		(_sig(_int eqT2 -2 0 266(_arch(_uni))))
		(_sig(_int xor1 -2 0 266(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 268(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 277(_scalar (_to i 0 c 10))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__273(_arch 1 0 273(_assignment(_trgt(9(0))))))
			(line__276(_arch 2 0 276(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640547633914 test
(_unit VHDL(testbench 0 258(test 0 303))
	(_version ve4)
	(_time 1640547633915 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code df8cd38d8c8988c8dadacd858bd98ad9dcd9d7d8db)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 311(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 312(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 313(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 305(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 306(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 306(_arch(_uni))))
		(_sig(_int B 0 0 306(_arch(_uni))))
		(_sig(_int greaterEX -2 0 307(_arch(_uni))))
		(_sig(_int equalEX -2 0 307(_arch(_uni))))
		(_sig(_int lessEX -2 0 307(_arch(_uni))))
		(_sig(_int greater -2 0 308(_arch(_uni))))
		(_sig(_int equal -2 0 308(_arch(_uni))))
		(_sig(_int less -2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000045 55 1900          1640547633948 test
(_unit VHDL(testbench2 0 347(test 0 324))
	(_version ve4)
	(_time 1640547633949 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code feadf2aeaea8a9e9fbfbeca4aaf8abf8fdf8f6fdfc)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 332(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 333(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 334(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 326(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 327(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 327(_arch(_uni))))
		(_sig(_int B 0 0 327(_arch(_uni))))
		(_sig(_int greaterEX -2 0 328(_arch(_uni))))
		(_sig(_int equalEX -2 0 328(_arch(_uni))))
		(_sig(_int lessEX -2 0 328(_arch(_uni))))
		(_sig(_int greater -2 0 329(_arch(_uni))))
		(_sig(_int equal -2 0 329(_arch(_uni))))
		(_sig(_int less -2 0 329(_arch(_uni))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640547633985 tb
(_unit VHDL(test_generator 0 318(tb 0 348))
	(_version ve4)
	(_time 1640547633986 2021.12.26 21:40:33)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1d4e101a4c4b4a0a1b4c5b474b1b181b481b181a1f)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640547634019 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 392))
	(_version ve4)
	(_time 1640547634020 2021.12.26 21:40:34)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4c1f474e1a1a1b5b484d0f17194a4d4a194a4d4a1f)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__394(_arch 0 0 394(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1970496850 7566444)
	)
	(_model . tb 3 -1)
)
I 000047 55 558           1640547742007 simple
(_unit VHDL(inverter2 0 3(simple 0 9))
	(_version ve4)
	(_time 1640547742008 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1d1c421a1c4b4f0b18130f46481b181a1f1e1f1b14)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640547742015 simple
(_unit VHDL(nand5 0 14(simple 0 20))
	(_version ve4)
	(_time 1640547742016 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1d1c1e1a484a1c0b19170847191b1c1b481b191e18)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640547742021 simple
(_unit VHDL(nor5 0 25(simple 0 31))
	(_version ve4)
	(_time 1640547742022 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2c2d2f28297a7a3f292369762b2b2e2f292a792a7a)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640547742027 simple
(_unit VHDL(and7 0 36(simple 0 42))
	(_version ve4)
	(_time 1640547742028 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2c2d7b282a7b7c3f2b233d76282a282f2b2a2d2a79)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640547742034 simple
(_unit VHDL(or7 0 47(simple 0 53))
	(_version ve4)
	(_time 1640547742035 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3c3d3c386d6e6f2a6a6a2e636a3a6a3b3e3f3b3a6a)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640547742043 simple
(_unit VHDL(xnor9 0 58(simple 0 65))
	(_version ve4)
	(_time 1640547742044 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3c3c62393a6b3e2b3e362567653a693a6a3b3e3f35)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640547742059 simple
(_unit VHDL(xor12 0 69(simple 0 76))
	(_version ve4)
	(_time 1640547742060 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4b4b15494f1d1d584a415910124d1d4c49484a4849)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640547742084 behave
(_unit VHDL(dflipflop 0 363(behave 0 86))
	(_version ve4)
	(_time 1640547742085 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6b6a396b3f3c6c7d62397b313c6d386d3d6c6b6d6f)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640547742138 structural
(_unit VHDL(onebitcomp 0 80(structural 0 102))
	(_version ve4)
	(_time 1640547742139 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 9a9b9a959ecdcb8c9a9983c1cf9c999ccc9cce9d9a)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 109(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 110(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 111(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 112(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 113(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 114(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 115(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 116(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 117(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 119(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 120(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 121(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 122(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 123(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 126(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 127(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 128(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 129(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 130(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 104(_arch(_uni))))
		(_sig(_int and2 0 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 105(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 106(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 106(_arch(_uni))))
		(_sig(_int a1 -1 0 107(_arch(_uni))))
		(_sig(_int b1 -1 0 107(_arch(_uni))))
		(_sig(_int g1 -1 0 107(_arch(_uni))))
		(_sig(_int l1 -1 0 107(_arch(_uni))))
		(_sig(_int greater -1 0 107(_arch(_uni))))
		(_sig(_int less -1 0 107(_arch(_uni))))
		(_sig(_int equal -1 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640547742181 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 142))
	(_version ve4)
	(_time 1640547742182 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c8c9cb9dc29f95dfcd9bdb92cfce9ccfc8cbcace9d)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 147(_for 3 )
		(_inst gx 0 148(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 149(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 147(_arch)))
		)
	)
	(_generate gen1 0 153(_for 4 )
		(_inst g1 0 154(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 153(_arch)))
		)
	)
	(_inst g 0 156(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 161(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 162(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 163(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 143(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 143(_arch(_uni))))
		(_sig(_int y 2 0 143(_arch(_uni))))
		(_sig(_int Gr 2 0 144(_arch(_uni))))
		(_sig(_int Ls 2 0 144(_arch(_uni))))
		(_sig(_int Eq 2 0 144(_arch(_uni))))
		(_sig(_int GrT -2 0 145(_arch(_uni))))
		(_sig(_int LsT -2 0 145(_arch(_uni))))
		(_sig(_int EqT -2 0 145(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 147(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 153(_scalar (_to i 0 c 13))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(8(0))))))
			(line__152(_arch 1 0 152(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640547742226 simple
(_unit VHDL(equation 0 256(simple 0 172))
	(_version ve4)
	(_time 1640547742227 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code f7f6a4a6f1a1a6e1f7a6e3adaff1a1f1a2f1f2f0f6)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 177(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 178(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 179(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 180(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 181(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 182(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 183(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 184(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 185(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 187(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 188(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 189(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 190(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 191(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 193(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 173(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 174(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 174(_arch(_uni))))
		(_sig(_int x1 -1 0 175(_arch(_uni))))
		(_sig(_int y1 -1 0 175(_arch(_uni))))
		(_sig(_int greater -1 0 175(_arch(_uni))))
		(_sig(_int less -1 0 175(_arch(_uni))))
		(_sig(_int equal -1 0 175(_arch(_uni))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__195(_arch 1 0 195(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__196(_arch 2 0 196(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640547742264 simple
(_unit VHDL(onebitadder 0 153(simple 0 206))
	(_version ve4)
	(_time 1640547742265 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 171941104540460114140e4c421116111311131112)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 211(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 212(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 214(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 215(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 216(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 217(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 218(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 207(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 207(_arch(_uni))))
		(_sig(_int or1 -1 0 208(_arch(_uni))))
		(_sig(_int or2 -1 0 208(_arch(_uni))))
		(_sig(_int xor1 -1 0 208(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640547742338 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 235))
	(_version ve4)
	(_time 1640547742339 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 656b306562323872606b743f306361636062676330)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 242(_for 5 )
		(_inst g 0 243(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 242(_arch)))
		)
	)
	(_generate gen2 0 245(_for 6 )
		(_inst g 0 246(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 245(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 236(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 237(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 237(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 242(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 245(_scalar (_to i 0 c 10))))
		(_prcs
			(line__239(_arch 0 0 239(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__240(_arch 1 0 240(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__241(_arch 2 0 241(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640547742523 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 260))
	(_version ve4)
	(_time 1640547742524 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 202e742422777d37262e317a752624262527222623)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 268(_for 4 )
		(_inst gx 0 269(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 270(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 268(_arch)))
		)
	)
	(_inst g 0 274(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 277(_for 5 )
		(_inst g 0 278(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 277(_arch)))
		)
	)
	(_inst g1 0 280(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 282(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 283(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 284(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 286(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 289(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 290(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 291(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 261(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 261(_arch(_uni))))
		(_sig(_int B 2 0 261(_arch(_uni))))
		(_sig(_int sum 2 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 262(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 262(_arch(_uni))))
		(_sig(_int cin -2 0 263(_arch(_uni))))
		(_sig(_int carry -2 0 263(_arch(_uni))))
		(_sig(_int carryPREV -2 0 263(_arch(_uni))))
		(_sig(_int eq 2 0 264(_arch(_uni))))
		(_sig(_int ov -2 0 265(_arch(_uni))))
		(_sig(_int lessT -2 0 265(_arch(_uni))))
		(_sig(_int ov2 -2 0 265(_arch(_uni))))
		(_sig(_int greatT -2 0 265(_arch(_uni))))
		(_sig(_int eqT2 -2 0 266(_arch(_uni))))
		(_sig(_int xor1 -2 0 266(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 268(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 277(_scalar (_to i 0 c 10))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__273(_arch 1 0 273(_assignment(_trgt(9(0))))))
			(line__276(_arch 2 0 276(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640547742634 test
(_unit VHDL(testbench 0 258(test 0 303))
	(_version ve4)
	(_time 1640547742635 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8e818b80ded8d9998b8b9cd4da88db888d8886898a)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 311(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 312(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 313(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 305(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 306(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 306(_arch(_uni))))
		(_sig(_int B 0 0 306(_arch(_uni))))
		(_sig(_int greaterEX -2 0 307(_arch(_uni))))
		(_sig(_int equalEX -2 0 307(_arch(_uni))))
		(_sig(_int lessEX -2 0 307(_arch(_uni))))
		(_sig(_int greater -2 0 308(_arch(_uni))))
		(_sig(_int equal -2 0 308(_arch(_uni))))
		(_sig(_int less -2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000045 55 1900          1640547742783 test
(_unit VHDL(testbench2 0 347(test 0 324))
	(_version ve4)
	(_time 1640547742784 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2a252c2e7e7c7d3d2f2f38707e2c7f2c292c222928)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 332(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 333(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 334(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 326(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 327(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 327(_arch(_uni))))
		(_sig(_int B 0 0 327(_arch(_uni))))
		(_sig(_int greaterEX -2 0 328(_arch(_uni))))
		(_sig(_int equalEX -2 0 328(_arch(_uni))))
		(_sig(_int lessEX -2 0 328(_arch(_uni))))
		(_sig(_int greater -2 0 329(_arch(_uni))))
		(_sig(_int equal -2 0 329(_arch(_uni))))
		(_sig(_int less -2 0 329(_arch(_uni))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640547742873 tb
(_unit VHDL(test_generator 0 318(tb 0 348))
	(_version ve4)
	(_time 1640547742874 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 78777e79752e2f6f7e293e222e7e7d7e2d7e7d7f7a)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640547742982 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 393))
	(_version ve4)
	(_time 1640547742983 2021.12.26 21:42:22)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e5eae5b6e5b3b2f2e1e4a6beb0e3e4e3b0e3e4e3b6)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__395(_arch 0 0 395(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1970496850 7566444)
	)
	(_model . tb 3 -1)
)
I 000047 55 558           1640549196690 simple
(_unit VHDL(inverter2 0 3(simple 0 9))
	(_version ve4)
	(_time 1640549196691 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7c28747d7a2a2e6a79726e27297a797b7e7f7e7a75)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640549196698 simple
(_unit VHDL(nand5 0 14(simple 0 20))
	(_version ve4)
	(_time 1640549196699 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7c28287d2e2b7d6a78766926787a7d7a297a787f79)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640549196709 simple
(_unit VHDL(nor5 0 25(simple 0 31))
	(_version ve4)
	(_time 1640549196710 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 8cd8d88289dada9f8983c9d68b8b8e8f898ad98ada)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640549196748 simple
(_unit VHDL(and7 0 36(simple 0 42))
	(_version ve4)
	(_time 1640549196749 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code abffabfcacfcfbb8aca4baf1afadafa8acadaaadfe)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640549196754 simple
(_unit VHDL(or7 0 47(simple 0 53))
	(_version ve4)
	(_time 1640549196755 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code bbefeceeebe9e8adededa9e4edbdedbcb9b8bcbded)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640549196772 simple
(_unit VHDL(xnor9 0 58(simple 0 65))
	(_version ve4)
	(_time 1640549196773 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ca9fc39fce9dc8ddc8c0d39193cc9fcc9ccdc8c9c3)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640549196778 simple
(_unit VHDL(xor12 0 69(simple 0 76))
	(_version ve4)
	(_time 1640549196779 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code ca9fc39fcd9c9cd9cbc0d89193cc9ccdc8c9cbc9c8)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640549196792 behave
(_unit VHDL(dflipflop 0 363(behave 0 86))
	(_version ve4)
	(_time 1640549196793 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code da8edf888d8dddccd388ca808ddc89dc8cdddadcde)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640549196813 structural
(_unit VHDL(onebitcomp 0 80(structural 0 102))
	(_version ve4)
	(_time 1640549196814 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e9bdbebab5beb8ffe9eaf0b2bcefeaefbfefbdeee9)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 109(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 110(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 111(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 112(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 113(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 114(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 115(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 116(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 117(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 119(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 120(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 121(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 122(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 123(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 126(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 127(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 128(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 129(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 130(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 104(_arch(_uni))))
		(_sig(_int and2 0 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 105(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 106(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 106(_arch(_uni))))
		(_sig(_int a1 -1 0 107(_arch(_uni))))
		(_sig(_int b1 -1 0 107(_arch(_uni))))
		(_sig(_int g1 -1 0 107(_arch(_uni))))
		(_sig(_int l1 -1 0 107(_arch(_uni))))
		(_sig(_int greater -1 0 107(_arch(_uni))))
		(_sig(_int less -1 0 107(_arch(_uni))))
		(_sig(_int equal -1 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640549196837 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 142))
	(_version ve4)
	(_time 1640549196838 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 095d5e0f025e541e0c5a1a530e0f5d0e090a0b0f5c)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 147(_for 3 )
		(_inst gx 0 148(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 149(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 147(_arch)))
		)
	)
	(_generate gen1 0 153(_for 4 )
		(_inst g1 0 154(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 153(_arch)))
		)
	)
	(_inst g 0 156(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 161(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 162(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 163(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 143(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 143(_arch(_uni))))
		(_sig(_int y 2 0 143(_arch(_uni))))
		(_sig(_int Gr 2 0 144(_arch(_uni))))
		(_sig(_int Ls 2 0 144(_arch(_uni))))
		(_sig(_int Eq 2 0 144(_arch(_uni))))
		(_sig(_int GrT -2 0 145(_arch(_uni))))
		(_sig(_int LsT -2 0 145(_arch(_uni))))
		(_sig(_int EqT -2 0 145(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 147(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 153(_scalar (_to i 0 c 13))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(8(0))))))
			(line__152(_arch 1 0 152(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640549196853 simple
(_unit VHDL(equation 0 256(simple 0 172))
	(_version ve4)
	(_time 1640549196854 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 184c1f1e114e490e18490c42401e4e1e4d1e1d1f19)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 177(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 178(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 179(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 180(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 181(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 182(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 183(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 184(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 185(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 187(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 188(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 189(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 190(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 191(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 193(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 173(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 174(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 174(_arch(_uni))))
		(_sig(_int x1 -1 0 175(_arch(_uni))))
		(_sig(_int y1 -1 0 175(_arch(_uni))))
		(_sig(_int greater -1 0 175(_arch(_uni))))
		(_sig(_int less -1 0 175(_arch(_uni))))
		(_sig(_int equal -1 0 175(_arch(_uni))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__195(_arch 1 0 195(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__196(_arch 2 0 196(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640549196875 simple
(_unit VHDL(onebitadder 0 153(simple 0 206))
	(_version ve4)
	(_time 1640549196876 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 287c7c2c757f793e2b2b31737d2e292e2c2e2c2e2d)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 211(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 212(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 214(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 215(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 216(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 217(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 218(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 207(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 207(_arch(_uni))))
		(_sig(_int or1 -1 0 208(_arch(_uni))))
		(_sig(_int or2 -1 0 208(_arch(_uni))))
		(_sig(_int xor1 -1 0 208(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640549196897 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 235))
	(_version ve4)
	(_time 1640549196898 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4713104542101a504249561d124143414240454112)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 242(_for 5 )
		(_inst g 0 243(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 242(_arch)))
		)
	)
	(_generate gen2 0 245(_for 6 )
		(_inst g 0 246(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 245(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 236(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 237(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 237(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 242(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 245(_scalar (_to i 0 c 10))))
		(_prcs
			(line__239(_arch 0 0 239(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__240(_arch 1 0 240(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__241(_arch 2 0 241(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640549196936 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 260))
	(_version ve4)
	(_time 1640549196937 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6632316662313b716068773c336062606361646065)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 268(_for 4 )
		(_inst gx 0 269(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 270(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 268(_arch)))
		)
	)
	(_inst g 0 274(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 277(_for 5 )
		(_inst g 0 278(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 277(_arch)))
		)
	)
	(_inst g1 0 280(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 282(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 283(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 284(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 286(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 289(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 290(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 291(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 261(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 261(_arch(_uni))))
		(_sig(_int B 2 0 261(_arch(_uni))))
		(_sig(_int sum 2 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 262(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 262(_arch(_uni))))
		(_sig(_int cin -2 0 263(_arch(_uni))))
		(_sig(_int carry -2 0 263(_arch(_uni))))
		(_sig(_int carryPREV -2 0 263(_arch(_uni))))
		(_sig(_int eq 2 0 264(_arch(_uni))))
		(_sig(_int ov -2 0 265(_arch(_uni))))
		(_sig(_int lessT -2 0 265(_arch(_uni))))
		(_sig(_int ov2 -2 0 265(_arch(_uni))))
		(_sig(_int greatT -2 0 265(_arch(_uni))))
		(_sig(_int eqT2 -2 0 266(_arch(_uni))))
		(_sig(_int xor1 -2 0 266(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 268(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 277(_scalar (_to i 0 c 10))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__273(_arch 1 0 273(_assignment(_trgt(9(0))))))
			(line__276(_arch 2 0 276(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640549196961 test
(_unit VHDL(testbench 0 258(test 0 303))
	(_version ve4)
	(_time 1640549196962 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 86d3808885d0d191838394dcd280d38085808e8182)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 311(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 312(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 313(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 305(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 306(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 306(_arch(_uni))))
		(_sig(_int B 0 0 306(_arch(_uni))))
		(_sig(_int greaterEX -2 0 307(_arch(_uni))))
		(_sig(_int equalEX -2 0 307(_arch(_uni))))
		(_sig(_int lessEX -2 0 307(_arch(_uni))))
		(_sig(_int greater -2 0 308(_arch(_uni))))
		(_sig(_int equal -2 0 308(_arch(_uni))))
		(_sig(_int less -2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000045 55 1900          1640549196990 test
(_unit VHDL(testbench2 0 347(test 0 324))
	(_version ve4)
	(_time 1640549196991 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a5f0a3f2a5f3f2b2a0a0b7fff1a3f0a3a6a3ada6a7)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 332(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 333(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 334(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 326(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 327(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 327(_arch(_uni))))
		(_sig(_int B 0 0 327(_arch(_uni))))
		(_sig(_int greaterEX -2 0 328(_arch(_uni))))
		(_sig(_int equalEX -2 0 328(_arch(_uni))))
		(_sig(_int lessEX -2 0 328(_arch(_uni))))
		(_sig(_int greater -2 0 329(_arch(_uni))))
		(_sig(_int equal -2 0 329(_arch(_uni))))
		(_sig(_int less -2 0 329(_arch(_uni))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640549196998 tb
(_unit VHDL(test_generator 0 318(tb 0 348))
	(_version ve4)
	(_time 1640549196999 2021.12.26 22:06:36)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a5f0a3f2a5f3f2b2a3f4e3fff3a3a0a3f0a3a0a2a7)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640549197008 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 393))
	(_version ve4)
	(_time 1640549197009 2021.12.26 22:06:37)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code b5e0b5e1b5e3e2a2b1b4f6eee0b3b4b3e0b3b4b3e6)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__395(_arch 0 0 395(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1970496850 7566444)
	)
	(_model . tb 3 -1)
)
I 000047 55 558           1640603462859 simple
(_unit VHDL(inverter2 0 3(simple 0 9))
	(_version ve4)
	(_time 1640603462860 2021.12.27 13:11:02)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a8fcf0fff5fefabeada6baf3fdaeadafaaabaaaea1)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640603462885 simple
(_unit VHDL(nand5 0 14(simple 0 20))
	(_version ve4)
	(_time 1640603462886 2021.12.27 13:11:02)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c89ccc9dc19fc9deccc2dd92cccec9ce9dcecccbcd)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640603462917 simple
(_unit VHDL(nor5 0 25(simple 0 31))
	(_version ve4)
	(_time 1640603462918 2021.12.27 13:11:02)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e7b3e3b4b6b1b1f4e2e8a2bde0e0e5e4e2e1b2e1b1)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 612           1640603462951 simple
(_unit VHDL(and7 0 36(simple 0 42))
	(_version ve4)
	(_time 1640603462952 2021.12.27 13:11:02)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 06525500555156150109175c020002050100070053)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 608           1640603462983 simple
(_unit VHDL(or7 0 47(simple 0 53))
	(_version ve4)
	(_time 1640603462984 2021.12.27 13:11:02)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 25712120227776337373377a732373222726222373)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 616           1640603463016 simple
(_unit VHDL(xnor9 0 58(simple 0 65))
	(_version ve4)
	(_time 1640603463017 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 45101f4715124752474f5c1e1c431043134247464c)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 613           1640603463043 simple
(_unit VHDL(xor12 0 69(simple 0 76))
	(_version ve4)
	(_time 1640603463044 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 64313e6436323277656e763f3d6232636667656766)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
I 000047 55 698           1640603463076 behave
(_unit VHDL(dflipflop 0 363(behave 0 86))
	(_version ve4)
	(_time 1640603463077 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 83d7d58d86d484958ad193d9d485d085d584838587)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
I 000051 55 3675          1640603463150 structural
(_unit VHDL(onebitcomp 0 80(structural 0 102))
	(_version ve4)
	(_time 1640603463151 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code d185d583858680c7d1d2c88a84d7d2d787d785d6d1)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 109(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 110(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 111(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 112(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 113(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 114(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 115(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 116(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 117(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 119(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 120(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 121(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 122(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 123(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 126(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 127(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 128(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 129(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 130(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 104(_arch(_uni))))
		(_sig(_int and2 0 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 105(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 106(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 106(_arch(_uni))))
		(_sig(_int a1 -1 0 107(_arch(_uni))))
		(_sig(_int b1 -1 0 107(_arch(_uni))))
		(_sig(_int g1 -1 0 107(_arch(_uni))))
		(_sig(_int l1 -1 0 107(_arch(_uni))))
		(_sig(_int greater -1 0 107(_arch(_uni))))
		(_sig(_int less -1 0 107(_arch(_uni))))
		(_sig(_int equal -1 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2937          1640603463203 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 142))
	(_version ve4)
	(_time 1640603463204 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0054060602575d170553135a070654070003020655)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 147(_for 3 )
		(_inst gx 0 148(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 149(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 147(_arch)))
		)
	)
	(_generate gen1 0 153(_for 4 )
		(_inst g1 0 154(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 153(_arch)))
		)
	)
	(_inst g 0 156(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 161(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 162(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 163(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 143(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 143(_arch(_uni))))
		(_sig(_int y 2 0 143(_arch(_uni))))
		(_sig(_int Gr 2 0 144(_arch(_uni))))
		(_sig(_int Ls 2 0 144(_arch(_uni))))
		(_sig(_int Eq 2 0 144(_arch(_uni))))
		(_sig(_int GrT -2 0 145(_arch(_uni))))
		(_sig(_int LsT -2 0 145(_arch(_uni))))
		(_sig(_int EqT -2 0 145(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 147(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 153(_scalar (_to i 0 c 13))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(8(0))))))
			(line__152(_arch 1 0 152(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
I 000047 55 3246          1640603463267 simple
(_unit VHDL(equation 0 256(simple 0 172))
	(_version ve4)
	(_time 1640603463268 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4e1a184d1a181f584e1f5a14164818481b484b494f)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 177(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 178(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 179(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 180(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 181(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 182(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 183(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 184(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 185(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 187(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 188(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 189(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 190(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 191(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 193(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 173(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 174(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 174(_arch(_uni))))
		(_sig(_int x1 -1 0 175(_arch(_uni))))
		(_sig(_int y1 -1 0 175(_arch(_uni))))
		(_sig(_int greater -1 0 175(_arch(_uni))))
		(_sig(_int less -1 0 175(_arch(_uni))))
		(_sig(_int equal -1 0 175(_arch(_uni))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__195(_arch 1 0 195(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__196(_arch 2 0 196(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
I 000047 55 1664          1640603463318 simple
(_unit VHDL(onebitadder 0 153(simple 0 206))
	(_version ve4)
	(_time 1640603463319 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7d29787c7c2a2c6b7e7e6426287b7c7b797b797b78)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 211(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 212(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 214(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 215(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 216(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 217(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 218(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 207(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 207(_arch(_uni))))
		(_sig(_int or1 -1 0 208(_arch(_uni))))
		(_sig(_int or2 -1 0 208(_arch(_uni))))
		(_sig(_int xor1 -1 0 208(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2373          1640603463373 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 235))
	(_version ve4)
	(_time 1640603463374 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code acf8aafbfdfbf1bba9a2bdf6f9aaa8aaa9abaeaaf9)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 242(_for 5 )
		(_inst g 0 243(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 242(_arch)))
		)
	)
	(_generate gen2 0 245(_for 6 )
		(_inst g 0 246(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 245(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 236(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 237(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 237(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 242(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 245(_scalar (_to i 0 c 10))))
		(_prcs
			(line__239(_arch 0 0 239(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__240(_arch 1 0 240(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__241(_arch 2 0 241(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
I 000051 55 3849          1640603463500 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 260))
	(_version ve4)
	(_time 1640603463501 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 396d383c326e642e3f3728636c3f3d3f3c3e3b3f3a)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 268(_for 4 )
		(_inst gx 0 269(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 270(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 268(_arch)))
		)
	)
	(_inst g 0 274(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 277(_for 5 )
		(_inst g 0 278(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 277(_arch)))
		)
	)
	(_inst g1 0 280(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 282(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 283(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 284(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 286(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 289(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 290(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 291(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 261(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 261(_arch(_uni))))
		(_sig(_int B 2 0 261(_arch(_uni))))
		(_sig(_int sum 2 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 262(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 262(_arch(_uni))))
		(_sig(_int cin -2 0 263(_arch(_uni))))
		(_sig(_int carry -2 0 263(_arch(_uni))))
		(_sig(_int carryPREV -2 0 263(_arch(_uni))))
		(_sig(_int eq 2 0 264(_arch(_uni))))
		(_sig(_int ov -2 0 265(_arch(_uni))))
		(_sig(_int lessT -2 0 265(_arch(_uni))))
		(_sig(_int ov2 -2 0 265(_arch(_uni))))
		(_sig(_int greatT -2 0 265(_arch(_uni))))
		(_sig(_int eqT2 -2 0 266(_arch(_uni))))
		(_sig(_int xor1 -2 0 266(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 268(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 277(_scalar (_to i 0 c 10))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__273(_arch 1 0 273(_assignment(_trgt(9(0))))))
			(line__276(_arch 2 0 276(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
I 000045 55 1894          1640603463621 test
(_unit VHDL(testbench 0 258(test 0 303))
	(_version ve4)
	(_time 1640603463622 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a6f3f6f1a5f0f1b1a3a3b4fcf2a0f3a0a5a0aea1a2)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 311(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 312(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 313(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 305(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 306(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 306(_arch(_uni))))
		(_sig(_int B 0 0 306(_arch(_uni))))
		(_sig(_int greaterEX -2 0 307(_arch(_uni))))
		(_sig(_int equalEX -2 0 307(_arch(_uni))))
		(_sig(_int lessEX -2 0 307(_arch(_uni))))
		(_sig(_int greater -2 0 308(_arch(_uni))))
		(_sig(_int equal -2 0 308(_arch(_uni))))
		(_sig(_int less -2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000045 55 1900          1640603463725 test
(_unit VHDL(testbench2 0 347(test 0 324))
	(_version ve4)
	(_time 1640603463726 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 1346421415454404161601494715461510151b1011)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 332(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 333(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 334(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 326(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 327(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 327(_arch(_uni))))
		(_sig(_int B 0 0 327(_arch(_uni))))
		(_sig(_int greaterEX -2 0 328(_arch(_uni))))
		(_sig(_int equalEX -2 0 328(_arch(_uni))))
		(_sig(_int lessEX -2 0 328(_arch(_uni))))
		(_sig(_int greater -2 0 329(_arch(_uni))))
		(_sig(_int equal -2 0 329(_arch(_uni))))
		(_sig(_int less -2 0 329(_arch(_uni))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
I 000043 55 1266          1640603463823 tb
(_unit VHDL(test_generator 0 318(tb 0 348))
	(_version ve4)
	(_time 1640603463824 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 71242070752726667720372b277774772477747673)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
I 000043 55 1505          1640603463873 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 393))
	(_version ve4)
	(_time 1640603463874 2021.12.27 13:11:03)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a0f5f7f7a5f6f7b7a4a1e3fbf5a6a1a6f5a6a1a6f3)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__395(_arch 0 0 395(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1970496850 7566444)
	)
	(_model . tb 3 -1)
)
V 000047 55 558           1640603504714 simple
(_unit VHDL(inverter2 0 3(simple 0 9))
	(_version ve4)
	(_time 1640603504715 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 2c2f70282a7a7e3a29223e77792a292b2e2f2e2a25)
	(_ent
		(_time 1639509267256)
	)
	(_object
		(_port(_int x -1 0 4(_ent(_in))))
		(_port(_int y -1 0 4(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 616           1640603504721 simple
(_unit VHDL(nand5 0 14(simple 0 20))
	(_version ve4)
	(_time 1640603504722 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3b383b3e686c3a2d3f312e613f3d3a3d6e3d3f383e)
	(_ent
		(_time 1639512449706)
	)
	(_object
		(_port(_int inNand -1 0 15(_ent(_in))))
		(_port(_int inNand2 -1 0 15(_ent(_in))))
		(_port(_int outNand -1 0 15(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 612           1640603504733 simple
(_unit VHDL(nor5 0 25(simple 0 31))
	(_version ve4)
	(_time 1640603504734 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 3b383b3e3f6d6d283e347e613c3c39383e3d6e3d6d)
	(_ent
		(_time 1639512449714)
	)
	(_object
		(_port(_int inNor -1 0 26(_ent(_in))))
		(_port(_int inNor2 -1 0 26(_ent(_in))))
		(_port(_int outNor -1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 612           1640603504744 simple
(_unit VHDL(and7 0 36(simple 0 42))
	(_version ve4)
	(_time 1640603504745 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 4b481f494c1c1b584c445a114f4d4f484c4d4a4d1e)
	(_ent
		(_time 1639512449720)
	)
	(_object
		(_port(_int inAnd -1 0 37(_ent(_in))))
		(_port(_int inAnd2 -1 0 37(_ent(_in))))
		(_port(_int outAnd -1 0 37(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 608           1640603504754 simple
(_unit VHDL(or7 0 47(simple 0 53))
	(_version ve4)
	(_time 1640603504755 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5b5858590b09084d0d0d49040d5d0d5c59585c5d0d)
	(_ent
		(_time 1639512636311)
	)
	(_object
		(_port(_int inOr -1 0 48(_ent(_in))))
		(_port(_int inOr2 -1 0 48(_ent(_in))))
		(_port(_int outOr -1 0 48(_ent(_out))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 616           1640603504765 simple
(_unit VHDL(xnor9 0 58(simple 0 65))
	(_version ve4)
	(_time 1640603504766 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 5b5906585c0c594c59514200025d0e5d0d5c595852)
	(_ent
		(_time 1639512863046)
	)
	(_object
		(_port(_int inXNor -1 0 59(_ent(_in))))
		(_port(_int inXNor2 -1 0 59(_ent(_in))))
		(_port(_int outXNor -1 0 59(_ent(_out))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 613           1640603504775 simple
(_unit VHDL(xor12 0 69(simple 0 76))
	(_version ve4)
	(_time 1640603504776 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 6a68376a6d3c3c796b607831336c3c6d68696b6968)
	(_ent
		(_time 1639513271079)
	)
	(_object
		(_port(_int inXor -1 0 70(_ent(_in))))
		(_port(_int inXor2 -1 0 70(_ent(_in))))
		(_port(_int outXor -1 0 70(_ent(_out))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 1 -1)
)
V 000047 55 698           1640603504791 behave
(_unit VHDL(dflipflop 0 363(behave 0 86))
	(_version ve4)
	(_time 1640603504792 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 7a792b7b2d2d7d6c73286a202d7c297c2c7d7a7c7e)
	(_ent
		(_time 1640467986984)
	)
	(_object
		(_port(_int clk -1 0 364(_ent(_in)(_event))))
		(_port(_int D -1 0 364(_ent(_in))))
		(_port(_int Q -1 0 364(_ent(_out))))
		(_prcs
			(line__88(_arch 0 0 88(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behave 1 -1)
)
V 000051 55 3675          1640603504826 structural
(_unit VHDL(onebitcomp 0 80(structural 0 102))
	(_version ve4)
	(_time 1640603504827 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 999a9a96c5cec88f999a80c2cc9f9a9fcf9fcd9e99)
	(_ent
		(_time 1639766380600)
	)
	(_inst g0 0 109(_ent . inverter2 simple)
		(_port
			((x)(a))
			((y)(a1))
		)
	)
	(_inst gl 0 110(_ent . inverter2 simple)
		(_port
			((x)(b))
			((y)(b1))
		)
	)
	(_inst g2 0 111(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b1))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 112(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(G))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 113(_ent . and7 simple)
		(_port
			((inAnd)(b1))
			((inAnd2)(G))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 114(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or1(0)))
		)
	)
	(_inst g6 0 115(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(2)))
			((outOr)(greater1))
		)
	)
	(_inst g7 0 116(_ent . inverter2 simple)
		(_port
			((x)(G))
			((y)(g1))
		)
	)
	(_inst g8 0 117(_ent . inverter2 simple)
		(_port
			((x)(L))
			((y)(l1))
		)
	)
	(_inst g9 0 119(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b))
			((outAnd)(and2(0)))
		)
	)
	(_inst g10 0 120(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(L))
			((outAnd)(and2(1)))
		)
	)
	(_inst g11 0 121(_ent . and7 simple)
		(_port
			((inAnd)(b))
			((inAnd2)(L))
			((outAnd)(and2(2)))
		)
	)
	(_inst g12 0 122(_ent . or7 simple)
		(_port
			((inOr)(and2(0)))
			((inOr2)(and2(1)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 123(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and2(2)))
			((outOr)(less1))
		)
	)
	(_inst g14 0 125(_ent . and7 simple)
		(_port
			((inAnd)(a1))
			((inAnd2)(b1))
			((outAnd)(and3(0)))
		)
	)
	(_inst g15 0 126(_ent . and7 simple)
		(_port
			((inAnd)(g1))
			((inAnd2)(l1))
			((outAnd)(and3(1)))
		)
	)
	(_inst g16 0 127(_ent . and7 simple)
		(_port
			((inAnd)(and3(0)))
			((inAnd2)(and3(1)))
			((outAnd)(and3(2)))
		)
	)
	(_inst g17 0 128(_ent . and7 simple)
		(_port
			((inAnd)(a))
			((inAnd2)(b))
			((outAnd)(and3(3)))
		)
	)
	(_inst g18 0 129(_ent . and7 simple)
		(_port
			((inAnd)(and3(1)))
			((inAnd2)(and3(3)))
			((outAnd)(and3(4)))
		)
	)
	(_inst g19 0 130(_ent . or7 simple)
		(_port
			((inOr)(and2(2)))
			((inOr2)(and3(4)))
			((outOr)(equal1))
		)
	)
	(_object
		(_port(_int a -1 0 81(_ent(_in))))
		(_port(_int b -1 0 81(_ent(_in))))
		(_port(_int G -1 0 81(_ent(_in))))
		(_port(_int L -1 0 81(_ent(_in))))
		(_port(_int greater1 -1 0 81(_ent(_out))))
		(_port(_int equal1 -1 0 81(_ent(_out))))
		(_port(_int less1 -1 0 81(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 104(_arch(_uni))))
		(_sig(_int and2 0 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 105(_array -1((_dto i 4 i 0)))))
		(_sig(_int and3 1 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 106(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 2 0 106(_arch(_uni))))
		(_sig(_int a1 -1 0 107(_arch(_uni))))
		(_sig(_int b1 -1 0 107(_arch(_uni))))
		(_sig(_int g1 -1 0 107(_arch(_uni))))
		(_sig(_int l1 -1 0 107(_arch(_uni))))
		(_sig(_int greater -1 0 107(_arch(_uni))))
		(_sig(_int less -1 0 107(_arch(_uni))))
		(_sig(_int equal -1 0 107(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 2937          1640603504841 structure
(_unit VHDL(nbitcomp2 0 119(structure 0 142))
	(_version ve4)
	(_time 1640603504842 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code a9aaa9fea2fef4beacfabaf3aeaffdaea9aaabaffc)
	(_ent
		(_time 1640519909849)
	)
	(_generate gen0 0 147(_for 3 )
		(_inst gx 0 148(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(a(_object 1)))
				((Q)(x(_object 1)))
			)
		)
		(_inst gy 0 149(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(b(_object 1)))
				((Q)(y(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 3 0 147(_arch)))
		)
	)
	(_generate gen1 0 153(_for 4 )
		(_inst g1 0 154(_ent . onebitcomp structural)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((G)(Gr(_object 2)))
				((L)(Ls(_object 2)))
				((greater1)(Gr(_index 2)))
				((equal1)(Eq(_index 3)))
				((less1)(Ls(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 153(_arch)))
		)
	)
	(_inst g 0 156(_ent . Equation simple)
		(_port
			((x)(x(_index 5)))
			((y)(y(_index 6)))
			((gr)(Gr(_index 7)))
			((ls)(Ls(_index 8)))
			((GrT)(GrT))
			((LsT)(LsT))
			((EqT)(EqT))
		)
	)
	(_inst g1 0 161(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(GrT))
			((Q)(greater))
		)
	)
	(_inst g2 0 162(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(LsT))
			((Q)(less))
		)
	)
	(_inst g3 0 163(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(EqT))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 120 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 121(_array -2((_dto c 9 i 0)))))
		(_port(_int a 0 0 121(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 121(_array -2((_dto c 10 i 0)))))
		(_port(_int b 1 0 121(_ent(_in))))
		(_port(_int greater -2 0 121(_ent(_out))))
		(_port(_int equal -2 0 121(_ent(_out))))
		(_port(_int less -2 0 121(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 143(_array -2((_dto c 11 i 0)))))
		(_sig(_int x 2 0 143(_arch(_uni))))
		(_sig(_int y 2 0 143(_arch(_uni))))
		(_sig(_int Gr 2 0 144(_arch(_uni))))
		(_sig(_int Ls 2 0 144(_arch(_uni))))
		(_sig(_int Eq 2 0 144(_arch(_uni))))
		(_sig(_int GrT -2 0 145(_arch(_uni))))
		(_sig(_int LsT -2 0 145(_arch(_uni))))
		(_sig(_int EqT -2 0 145(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 147(_scalar (_to i 0 c 12))))
		(_type(_int ~INTEGER~range~0~to~n-2~13 0 153(_scalar (_to i 0 c 13))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_trgt(8(0))))))
			(line__152(_arch 1 0 152(_assignment(_trgt(9(0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structure 14 -1)
)
V 000047 55 3246          1640603504863 simple
(_unit VHDL(equation 0 256(simple 0 172))
	(_version ve4)
	(_time 1640603504864 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c8cb989cc19e99dec899dc9290ce9ece9dcecdcfc9)
	(_ent
		(_time 1640366900522)
	)
	(_inst g0 0 177(_ent . inverter2 simple)
		(_port
			((x)(x))
			((y)(x1))
		)
	)
	(_inst g1 0 178(_ent . inverter2 simple)
		(_port
			((x)(y))
			((y)(y1))
		)
	)
	(_inst g2 0 179(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 180(_ent . and7 simple)
		(_port
			((inAnd)(x1))
			((inAnd2)(y1))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 181(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(gr))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 182(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(3)))
		)
	)
	(_inst g6 0 183(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(gr))
			((outAnd)(and1(4)))
		)
	)
	(_inst g7 0 184(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(2)))
			((outOr)(or1(0)))
		)
	)
	(_inst g8 0 185(_ent . or7 simple)
		(_port
			((inOr)(or1(0)))
			((inOr2)(and1(4)))
			((outOr)(greater))
		)
	)
	(_inst g9 0 187(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y1))
			((outAnd)(and1(5)))
		)
	)
	(_inst g10 0 188(_ent . and7 simple)
		(_port
			((inAnd)(and1(1)))
			((inAnd2)(ls))
			((outAnd)(and1(6)))
		)
	)
	(_inst g11 0 189(_ent . and7 simple)
		(_port
			((inAnd)(and1(3)))
			((inAnd2)(ls))
			((outAnd)(and1(7)))
		)
	)
	(_inst g12 0 190(_ent . or7 simple)
		(_port
			((inOr)(and1(5)))
			((inOr2)(and1(6)))
			((outOr)(or1(1)))
		)
	)
	(_inst g13 0 191(_ent . or7 simple)
		(_port
			((inOr)(or1(1)))
			((inOr2)(and1(7)))
			((outOr)(less))
		)
	)
	(_inst g14 0 193(_ent . nor5 simple)
		(_port
			((inNor)(greater))
			((inNor2)(less))
			((outNor)(equal))
		)
	)
	(_object
		(_port(_int x -1 0 257(_ent(_in))))
		(_port(_int y -1 0 257(_ent(_in))))
		(_port(_int gr -1 0 257(_ent(_in))))
		(_port(_int ls -1 0 257(_ent(_in))))
		(_port(_int GrT -1 0 257(_ent(_out))))
		(_port(_int LsT -1 0 257(_ent(_out))))
		(_port(_int EqT -1 0 257(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 173(_array -1((_dto i 7 i 0)))))
		(_sig(_int and1 0 0 173(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 174(_array -1((_dto i 1 i 0)))))
		(_sig(_int or1 1 0 174(_arch(_uni))))
		(_sig(_int x1 -1 0 175(_arch(_uni))))
		(_sig(_int y1 -1 0 175(_arch(_uni))))
		(_sig(_int greater -1 0 175(_arch(_uni))))
		(_sig(_int less -1 0 175(_arch(_uni))))
		(_sig(_int equal -1 0 175(_arch(_uni))))
		(_prcs
			(line__194(_arch 0 0 194(_assignment(_alias((GrT)(greater)))(_simpleassign BUF)(_trgt(4))(_sens(11)))))
			(line__195(_arch 1 0 195(_assignment(_alias((LsT)(less)))(_simpleassign BUF)(_trgt(5))(_sens(12)))))
			(line__196(_arch 2 0 196(_assignment(_alias((EqT)(equal)))(_simpleassign BUF)(_trgt(6))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . simple 3 -1)
)
V 000047 55 1664          1640603504875 simple
(_unit VHDL(onebitadder 0 153(simple 0 206))
	(_version ve4)
	(_time 1640603504876 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code c8cbcb9d959f99decbcbd1939dcec9cecccecccecd)
	(_ent
		(_time 1640274354297)
	)
	(_inst g0 0 211(_ent . xor12 simple)
		(_port
			((inXor)(x))
			((inXor2)(y))
			((outXor)(xor1))
		)
	)
	(_inst g1 0 212(_ent . xor12 simple)
		(_port
			((inXor)(xor1))
			((inXor2)(cin))
			((outXor)(sum))
		)
	)
	(_inst g2 0 214(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(y))
			((outAnd)(and1(0)))
		)
	)
	(_inst g3 0 215(_ent . and7 simple)
		(_port
			((inAnd)(x))
			((inAnd2)(cin))
			((outAnd)(and1(1)))
		)
	)
	(_inst g4 0 216(_ent . and7 simple)
		(_port
			((inAnd)(cin))
			((inAnd2)(y))
			((outAnd)(and1(2)))
		)
	)
	(_inst g5 0 217(_ent . or7 simple)
		(_port
			((inOr)(and1(0)))
			((inOr2)(and1(1)))
			((outOr)(or2))
		)
	)
	(_inst g6 0 218(_ent . or7 simple)
		(_port
			((inOr)(or2))
			((inOr2)(and1(2)))
			((outOr)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 154(_ent(_in))))
		(_port(_int y -1 0 154(_ent(_in))))
		(_port(_int cin -1 0 154(_ent(_in))))
		(_port(_int sum -1 0 155(_ent(_out))))
		(_port(_int cout -1 0 155(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 207(_array -1((_dto i 2 i 0)))))
		(_sig(_int and1 0 0 207(_arch(_uni))))
		(_sig(_int or1 -1 0 208(_arch(_uni))))
		(_sig(_int or2 -1 0 208(_arch(_uni))))
		(_sig(_int xor1 -1 0 208(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 2373          1640603504897 iterative
(_unit VHDL(nbitadder 0 185(iterative 0 235))
	(_version ve4)
	(_time 1640603504898 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code e7e4e7b4e2b0baf0e2e9f6bdb2e1e3e1e2e0e5e1b2)
	(_ent
		(_time 1640425009272)
	)
	(_generate gen1 0 242(_for 5 )
		(_inst g 0 243(_ent . xor12 simple)
			(_port
				((inXor)(y(_object 1)))
				((inXor2)(cin))
				((outXor)(y1(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 5 0 242(_arch)))
		)
	)
	(_generate gen2 0 245(_for 6 )
		(_inst g 0 246(_ent . onebitadder simple)
			(_port
				((x)(x(_object 2)))
				((y)(y1(_object 2)))
				((cin)(carry(_object 2)))
				((sum)(sum(_object 2)))
				((cout)(carry(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 245(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 186 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 187(_array -2((_dto c 4 i 0)))))
		(_port(_int x 0 0 187(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 187(_array -2((_dto c 5 i 0)))))
		(_port(_int y 1 0 187(_ent(_in))))
		(_port(_int cin -2 0 188(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 189(_array -2((_dto c 6 i 0)))))
		(_port(_int sum 2 0 189(_ent(_out))))
		(_port(_int cout -2 0 190(_ent(_out))))
		(_port(_int carryPREV -2 0 190(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 236(_array -2((_dto c 7 i 0)))))
		(_sig(_int y1 3 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 237(_array -2((_dto c 8 i 0)))))
		(_sig(_int carry 4 0 237(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 242(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~131 0 245(_scalar (_to i 0 c 10))))
		(_prcs
			(line__239(_arch 0 0 239(_assignment(_alias((carry(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__240(_arch 1 0 240(_assignment(_trgt(4))(_sens(7(_object 0)))(_read(7(_object 0))))))
			(line__241(_arch 2 0 241(_assignment(_trgt(5))(_sens(7(_index 11)))(_read(7(_index 12))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (7(_object 0))(7(_index 13))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . iterative 14 -1)
)
V 000051 55 3849          1640603504929 structural
(_unit VHDL(nbitaddercomp 0 231(structural 0 260))
	(_version ve4)
	(_time 1640603504930 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 0605050002515b110008175c530002000301040005)
	(_ent
		(_time 1640520135432)
	)
	(_generate gen0 0 268(_for 4 )
		(_inst gx 0 269(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(x(_object 1)))
				((Q)(A(_object 1)))
			)
		)
		(_inst gy 0 270(_ent . DFlipFlop behave)
			(_port
				((clk)(clk))
				((D)(y(_object 1)))
				((Q)(B(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 268(_arch)))
		)
	)
	(_inst g 0 274(_ent . nbitadder iterative)
		(_port
			((x)(A))
			((y)(B))
			((cin)(cin))
			((sum)(sum))
			((cout)(carry))
			((carryPREV)(carryPREV))
		)
	)
	(_generate gen1 0 277(_for 5 )
		(_inst g 0 278(_ent . or7 simple)
			(_port
				((inOr)(eqT(_object 2)))
				((inOr2)(eq(_object 2)))
				((outOr)(eqT(_index 3)))
			)
		)
		(_object
			(_cnst(_int i 5 0 277(_arch)))
		)
	)
	(_inst g1 0 280(_ent . inverter2 simple)
		(_port
			((x)(eqT(_object 0)))
			((y)(eqT2))
		)
	)
	(_inst g2 0 282(_ent . xor12 simple)
		(_port
			((inXor)(carry))
			((inXor2)(carryPREV))
			((outXor)(ov))
		)
	)
	(_inst g3 0 283(_ent . xor12 simple)
		(_port
			((inXor)(ov))
			((inXor2)(sum(_index 4)))
			((outXor)(xor1))
		)
	)
	(_inst g4 0 284(_ent . and7 simple)
		(_port
			((inAnd)(xor1))
			((inAnd2)(eqT(_object 0)))
			((outAnd)(LessT))
		)
	)
	(_inst g5 0 286(_ent . nor5 simple)
		(_port
			((inNor)(lessT))
			((inNor2)(eqT2))
			((outNor)(greatT))
		)
	)
	(_inst g6 0 289(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(greatT))
			((Q)(greater))
		)
	)
	(_inst g7 0 290(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(lessT))
			((Q)(less))
		)
	)
	(_inst g8 0 291(_ent . DFlipFlop)
		(_port
			((clk)(clk))
			((D)(eqT2))
			((Q)(equal))
		)
	)
	(_object
		(_gen(_int n -1 0 232 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 233(_array -2((_dto c 5 i 0)))))
		(_port(_int x 0 0 233(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 233(_array -2((_dto c 6 i 0)))))
		(_port(_int y 1 0 233(_ent(_in))))
		(_port(_int greater -2 0 233(_ent(_out))))
		(_port(_int equal -2 0 233(_ent(_out))))
		(_port(_int less -2 0 233(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 261(_array -2((_dto c 7 i 0)))))
		(_sig(_int A 2 0 261(_arch(_uni))))
		(_sig(_int B 2 0 261(_arch(_uni))))
		(_sig(_int sum 2 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 262(_array -2((_dto c 8 i 0)))))
		(_sig(_int eqT 3 0 262(_arch(_uni))))
		(_sig(_int cin -2 0 263(_arch(_uni))))
		(_sig(_int carry -2 0 263(_arch(_uni))))
		(_sig(_int carryPREV -2 0 263(_arch(_uni))))
		(_sig(_int eq 2 0 264(_arch(_uni))))
		(_sig(_int ov -2 0 265(_arch(_uni))))
		(_sig(_int lessT -2 0 265(_arch(_uni))))
		(_sig(_int ov2 -2 0 265(_arch(_uni))))
		(_sig(_int greatT -2 0 265(_arch(_uni))))
		(_sig(_int eqT2 -2 0 266(_arch(_uni))))
		(_sig(_int xor1 -2 0 266(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 268(_scalar (_to i 0 c 9))))
		(_type(_int ~INTEGER~range~0~to~n-1~133 0 277(_scalar (_to i 0 c 10))))
		(_prcs
			(line__272(_arch 0 0 272(_assignment(_alias((cin)(_string \"1"\)))(_trgt(10)))))
			(line__273(_arch 1 0 273(_assignment(_trgt(9(0))))))
			(line__276(_arch 2 0 276(_assignment(_trgt(13))(_sens(8)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_SIGNED)))
	(_model . structural 11 -1)
)
V 000045 55 1894          1640603504943 test
(_unit VHDL(testbench 0 258(test 0 303))
	(_version ve4)
	(_time 1640603504944 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 16144411154041011313044c4210431015101e1112)
	(_ent
		(_time 1640465277976)
	)
	(_inst g 0 311(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 312(_ent . nbitcomp2 structure)
		(_port
			((clk)(clk))
			((a)(A))
			((b)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 313(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 259 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 305(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 306(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 306(_arch(_uni))))
		(_sig(_int B 0 0 306(_arch(_uni))))
		(_sig(_int greaterEX -2 0 307(_arch(_uni))))
		(_sig(_int equalEX -2 0 307(_arch(_uni))))
		(_sig(_int lessEX -2 0 307(_arch(_uni))))
		(_sig(_int greater -2 0 308(_arch(_uni))))
		(_sig(_int equal -2 0 308(_arch(_uni))))
		(_sig(_int less -2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
V 000045 55 1900          1640603504956 test
(_unit VHDL(testbench2 0 347(test 0 324))
	(_version ve4)
	(_time 1640603504957 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 26247422257071312323347c7220732025202e2524)
	(_ent
		(_time 1640466967114)
	)
	(_inst g 0 332(_ent . test_generator tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
		)
	)
	(_inst g1 0 333(_ent . nbitadderCOMP structural)
		(_port
			((clk)(clk))
			((x)(A))
			((y)(B))
			((greater)(greater))
			((equal)(equal))
			((less)(less))
		)
	)
	(_inst g2 0 334(_ent . resultAnalyzer tb)
		(_port
			((clock)(clk))
			((TestIn1)(A))
			((TestIn2)(B))
			((GreaterExpectedResult)(greaterEX))
			((EqualExpectedResult)(equalEX))
			((LessExpectedResult)(lessEX))
			((ActualGreater)(greater))
			((ActualEqual)(equal))
			((ActualLess)(less))
		)
	)
	(_object
		(_gen(_int n -1 0 348 \8\ (_ent gms((i 8)))))
		(_sig(_int clk -2 0 326(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 327(_array -2((_dto c 1 i 0)))))
		(_sig(_int A 0 0 327(_arch(_uni))))
		(_sig(_int B 0 0 327(_arch(_uni))))
		(_sig(_int greaterEX -2 0 328(_arch(_uni))))
		(_sig(_int equalEX -2 0 328(_arch(_uni))))
		(_sig(_int lessEX -2 0 328(_arch(_uni))))
		(_sig(_int greater -2 0 329(_arch(_uni))))
		(_sig(_int equal -2 0 329(_arch(_uni))))
		(_sig(_int less -2 0 329(_arch(_uni))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . test 2 -1)
)
V 000043 55 1266          1640603504967 tb
(_unit VHDL(test_generator 0 318(tb 0 348))
	(_version ve4)
	(_time 1640603504968 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 26247422257071312077607c702023207320232124)
	(_ent
		(_time 1640543220088)
	)
	(_object
		(_gen(_int n -1 0 319 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 320(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 320(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 320(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 321(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 321(_ent(_out))))
		(_port(_int GreaterExpectedResult -2 0 322(_ent(_out))))
		(_port(_int EqualExpectedResult -2 0 322(_ent(_out))))
		(_port(_int LessExpectedResult -2 0 322(_ent(_out))))
		(_prcs
			(line__350(_arch 0 0 350(_prcs(_trgt(1)(2)(3)(4)(5))(_sens(0)))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(MATH_REAL))(ieee(STD_LOGIC_SIGNED)))
	(_model . tb 3 -1)
)
V 000043 55 1505          1640603504982 tb
(_unit VHDL(resultanalyzer 0 320(tb 0 393))
	(_version ve4)
	(_time 1640603504983 2021.12.27 13:11:44)
	(_source(\../src/Project-1190278.vhd\))
	(_parameters tan)
	(_code 35376130356362223134766e603334336033343366)
	(_ent
		(_time 1640464967908)
	)
	(_object
		(_gen(_int n -1 0 321 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 322(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 322(_array -2((_dto c 1 i 0)))))
		(_port(_int TestIn1 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int TestIn2 1 0 322(_ent(_in))))
		(_port(_int GreaterExpectedResult -2 0 323(_ent(_in))))
		(_port(_int EqualExpectedResult -2 0 323(_ent(_in))))
		(_port(_int LessExpectedResult -2 0 323(_ent(_in))))
		(_port(_int ActualGreater -2 0 324(_ent(_in))))
		(_port(_int ActualEqual -2 0 324(_ent(_in))))
		(_port(_int ActualLess -2 0 324(_ent(_in))))
		(_prcs
			(line__395(_arch 0 0 395(_prcs(_sens(0)(3)(4)(5)(6)(7)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1936269415 1869772576 1998612334 543716457 543516788 1970496850 7566444)
	)
	(_model . tb 3 -1)
)
