Analysis & Synthesis report for cpu_001
Sat Jul 10 09:17:36 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |cpu_001
 15. Source assignments for ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated
 16. Source assignments for ALU_Unit:ALU_Unit
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: ROM_1KW:rom|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "GreyCode:GreyCodeCounter"
 22. Port Connectivity Checks: "SlowClock:slowClock"
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 10 09:17:36 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; cpu_001                                     ;
; Top-level Entity Name              ; cpu_001                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,134                                       ;
;     Total combinational functions  ; 679                                         ;
;     Dedicated logic registers      ; 828                                         ;
; Total registers                    ; 828                                         ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,872                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; cpu_001            ; cpu_001            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; cpu_001.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd                                                        ;             ;
; ProgramCounter.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd                                                 ;             ;
; SlowClock.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd                                                      ;             ;
; RegisterFile.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd                                                   ;             ;
; ROM_1KW.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd                                                        ;             ;
; GreyCode.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd                                                       ;             ;
; PeriphTestReg.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd                                                  ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_ibt3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf                                             ;             ;
; ./CPU_Code/Part_A2_Test1.mif                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part_A2_Test1.mif                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; db/altsyncram_2524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld8375e25e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; db/altsyncram_hbt3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_hbt3.tdf                                             ;             ;
; ./CPU_Code/Part_A1_Test1.mif                                       ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part_A1_Test1.mif                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,134         ;
;                                             ;               ;
; Total combinational functions               ; 679           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 241           ;
;     -- 3 input functions                    ; 237           ;
;     -- <=2 input functions                  ; 201           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 583           ;
;     -- arithmetic mode                      ; 96            ;
;                                             ;               ;
; Total registers                             ; 828           ;
;     -- Dedicated logic registers            ; 828           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 41            ;
; Total memory bits                           ; 15872         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; i_clock~input ;
; Maximum fan-out                             ; 578           ;
; Total fan-out                               ; 5749          ;
; Average fan-out                             ; 3.43          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |cpu_001                                                                                                                                ; 679 (74)            ; 828 (12)                  ; 15872       ; 0            ; 0       ; 0         ; 41   ; 0            ; |cpu_001                                                                                                                                                                                                                                                                                                                                            ; cpu_001                           ; work         ;
;    |ALU_Unit:ALU_Unit|                                                                                                                  ; 44 (44)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ALU_Unit:ALU_Unit                                                                                                                                                                                                                                                                                                                          ; ALU_Unit                          ; work         ;
;    |GreyCode:GreyCodeCounter|                                                                                                           ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|GreyCode:GreyCodeCounter                                                                                                                                                                                                                                                                                                                   ; GreyCode                          ; work         ;
;    |PeriphTestReg:testPeriphReg|                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|PeriphTestReg:testPeriphReg                                                                                                                                                                                                                                                                                                                ; PeriphTestReg                     ; work         ;
;    |ProgramCounter:progCtr|                                                                                                             ; 24 (24)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ProgramCounter:progCtr                                                                                                                                                                                                                                                                                                                     ; ProgramCounter                    ; work         ;
;    |ROM_1KW:rom|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ROM_1KW:rom                                                                                                                                                                                                                                                                                                                                ; ROM_1KW                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ROM_1KW:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_ibt3:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_ibt3                   ; work         ;
;    |RegisterFile:RegFile|                                                                                                               ; 59 (59)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|RegisterFile:RegFile                                                                                                                                                                                                                                                                                                                       ; RegisterFile                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 354 (2)             ; 639 (61)                  ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 352 (0)             ; 578 (0)                   ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 352 (88)            ; 578 (314)                 ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2524:auto_generated                                                                                                                                                 ; altsyncram_2524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 123 (9)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated                                                             ; cntr_ggi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 60 (60)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------+
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|ALTSYNCRAM                                                                                                                 ; M9K  ; ROM              ; 512          ; 16           ; --           ; --           ; 8192 ; ./CPU_Code/Part_A2_Test1.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 60           ; 128          ; 60           ; 7680 ; None                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |cpu_001|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |cpu_001|ROM_1KW:rom                                                                                                                                                                                                                                                         ; ROM_1KW.vhd     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU_Unit:ALU_Unit|o_ALU_Out[0]_103                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[1]_111                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[2]_119                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[3]_127                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[4]_135                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[5]_143                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[6]_151                 ; comb                ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[7]_159                 ; comb                ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 828   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 191   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 364   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |cpu_001|ProgramCounter:progCtr|w_progCtr[2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu_001|w_regFIn[0]                         ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |cpu_001|RegisterFile:RegFile|o_RegFData[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for Top-level Entity: |cpu_001                   ;
+------------------------------+-------+------+-----------------------+
; Assignment                   ; Value ; From ; To                    ;
+------------------------------+-------+------+-----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; OP_IOR                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; OP_IOR                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[0] ;
+------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------+
; Source assignments for ALU_Unit:ALU_Unit                         ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[7]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[7]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[6]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[6]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[5]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[5]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[4]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[4]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[7]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[7]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[6]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[6]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[5]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[5]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[4]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[4]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_zeroVal          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_zeroVal          ;
+------------------------------+-------+------+--------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_1KW:rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+----------------------+
; Parameter Name                     ; Value                        ; Type                 ;
+------------------------------------+------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped              ;
; OPERATION_MODE                     ; ROM                          ; Untyped              ;
; WIDTH_A                            ; 16                           ; Signed Integer       ;
; WIDTHAD_A                          ; 9                            ; Signed Integer       ;
; NUMWORDS_A                         ; 512                          ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped              ;
; WIDTH_B                            ; 1                            ; Signed Integer       ;
; WIDTHAD_B                          ; 1                            ; Signed Integer       ;
; NUMWORDS_B                         ; 0                            ; Signed Integer       ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                            ; Signed Integer       ;
; RAM_BLOCK_TYPE                     ; M9K                          ; Untyped              ;
; BYTE_SIZE                          ; 8                            ; Signed Integer       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped              ;
; INIT_FILE                          ; ./CPU_Code/Part_A2_Test1.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                            ; Signed Integer       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                            ; Signed Integer       ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_ibt3              ; Untyped              ;
+------------------------------------+------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 60                        ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 60                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; ROM_1KW:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 512                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "GreyCode:GreyCodeCounter" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; i_resetn ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SlowClock:slowClock"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_slowclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 60               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 99                          ;
;     ENA               ; 83                          ;
;     ENA SLD           ; 12                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 203                         ;
;     arith             ; 21                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 182                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 60                          ;
;         4 data inputs ; 73                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                         ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                  ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+
; ALU_Unit:ALU_Unit|i_ALU_A_In[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[0]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[1]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[2]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[3]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[4]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[5]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[6]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_A_In[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|i_ALU_A_In[7]~buf0                                               ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[0]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[1]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[2]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[3]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[4]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[5]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[6]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_ALU_B_In[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[7]  ; N/A     ;
; ALU_Unit:ALU_Unit|i_LatchZBit          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~6                                                                             ; N/A     ;
; ALU_Unit:ALU_Unit|i_OP_ARI             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal2~0                                                                           ; N/A     ;
; ALU_Unit:ALU_Unit|i_OP_ORI             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Equal3~0                                                                           ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[0]_103                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[1]_111                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[2]_119                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[3]_127                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[4]_135                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[5]_143                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[6]_151                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_ALU_Out[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_ALU_Out[7]_159                                                 ; N/A     ;
; ALU_Unit:ALU_Unit|o_Z_Bit              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ALU_Unit:ALU_Unit|o_Z_Bit                                                          ; N/A     ;
; GreyCode:GreyCodeCounter|o_GreyCode[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                        ; N/A     ;
; GreyCode:GreyCodeCounter|o_GreyCode[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                        ; N/A     ;
; ProgramCounter:progCtr|i_incPC         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; comb~5                                                                             ; N/A     ;
; ProgramCounter:progCtr|i_loadPC        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; w_loadPC~13                                                                        ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[0]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[10]                                               ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[11]                                               ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[1]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[2]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[3]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[4]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[5]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[6]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[7]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[8]                                                ; N/A     ;
; ProgramCounter:progCtr|o_ProgCtr[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ProgramCounter:progCtr|w_progCtr[9]                                                ; N/A     ;
; ROM_1KW:rom|q[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[0]  ; N/A     ;
; ROM_1KW:rom|q[10]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[10] ; N/A     ;
; ROM_1KW:rom|q[11]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[11] ; N/A     ;
; ROM_1KW:rom|q[12]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] ; N/A     ;
; ROM_1KW:rom|q[13]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[13] ; N/A     ;
; ROM_1KW:rom|q[14]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[14] ; N/A     ;
; ROM_1KW:rom|q[15]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[15] ; N/A     ;
; ROM_1KW:rom|q[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[1]  ; N/A     ;
; ROM_1KW:rom|q[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[2]  ; N/A     ;
; ROM_1KW:rom|q[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[3]  ; N/A     ;
; ROM_1KW:rom|q[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[4]  ; N/A     ;
; ROM_1KW:rom|q[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[5]  ; N/A     ;
; ROM_1KW:rom|q[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[6]  ; N/A     ;
; ROM_1KW:rom|q[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[7]  ; N/A     ;
; ROM_1KW:rom|q[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[8]  ; N/A     ;
; ROM_1KW:rom|q[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[9]  ; N/A     ;
; i_clock                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_clock                                                                            ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 10 09:16:51 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu_001.vhd
    Info (12022): Found design unit 1: cpu_001-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 33
    Info (12023): Found entity 1: cpu_001 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 24
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file slowclock.vhd
    Info (12022): Found design unit 1: SlowClock-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd Line: 17
    Info (12023): Found entity 1: SlowClock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 19
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rom_1kw.vhd
    Info (12022): Found design unit 1: rom_1kw-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 53
    Info (12023): Found entity 1: ROM_1KW File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file greycode.vhd
    Info (12022): Found design unit 1: GreyCode-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 17
    Info (12023): Found entity 1: GreyCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 9
Warning (12019): Can't analyze file -- file output_files/PeriphTestReg.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file periphtestreg.vhd
    Info (12022): Found design unit 1: PeriphTestReg-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd Line: 20
    Info (12023): Found entity 1: PeriphTestReg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU_Unit-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 24
    Info (12023): Found entity 1: ALU_Unit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 9
Info (12127): Elaborating entity "cpu_001" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(19): used explicit default value for signal "DRAM_CS_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(20): used explicit default value for signal "DRAM_CLK" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(21): used explicit default value for signal "DRAM_CKE" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(22): used explicit default value for signal "DRAM_CAS_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(23): used explicit default value for signal "DRAM_WE_N" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(24): used explicit default value for signal "DRAM_UDQM" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(25): used explicit default value for signal "DRAM_LDQM" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(26): used explicit default value for signal "DRAM_BA" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at cpu_001.vhd(27): used explicit default value for signal "DRAM_ADDR" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(35): object "w_keyBuff" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(40): object "w_PCLDVal" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(48): object "w_slowPulse" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(75): object "w_peripWr" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(76): object "w_peripRd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 76
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:progCtr" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 112
Info (12128): Elaborating entity "SlowClock" for hierarchy "SlowClock:slowClock" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 146
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 153
Info (12128): Elaborating entity "ROM_1KW" for hierarchy "ROM_1KW:rom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_1KW:rom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM_1KW:rom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
Info (12133): Instantiated megafunction "ROM_1KW:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./CPU_Code/Part_A2_Test1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ibt3.tdf
    Info (12023): Found entity 1: altsyncram_ibt3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ibt3" for hierarchy "ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (6) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part_A2_Test1.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
Info (12128): Elaborating entity "GreyCode" for hierarchy "GreyCode:GreyCodeCounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 184
Info (12128): Elaborating entity "PeriphTestReg" for hierarchy "PeriphTestReg:testPeriphReg" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 192
Info (12128): Elaborating entity "ALU_Unit" for hierarchy "ALU_Unit:ALU_Unit" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 215
Info (10041): Inferred latch for "o_ALU_Out[0]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[1]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[2]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[3]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[4]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[5]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[6]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (10041): Inferred latch for "o_ALU_Out[7]" at ALU.vhd(36) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2524.tdf
    Info (12023): Found entity 1: altsyncram_2524 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_ggi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.07.10.09:17:17 Progress: Loading sld8375e25e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[0]_103 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[1]_111 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[2]_119 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[3]_127 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[4]_135 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[5]_143 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[6]_151 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13012): Latch ALU_Unit:ALU_Unit|o_ALU_Out[7]_159 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_ibt3:auto_generated|q_a[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_ibt3.tdf Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 19
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 20
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 21
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 22
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 23
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 24
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 25
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 26
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 26
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[3]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[4]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[5]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[6]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[7]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 36
    Info (17048): Logic cell "w_peripDataToCPU[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripAddr[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripAddr[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 72
    Info (17048): Logic cell "w_peripDataToCPU[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripDataToCPU[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripDataToCPU[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripDataToCPU[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripDataToCPU[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripDataToCPU[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "w_peripDataToCPU[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 74
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[3]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[4]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[5]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[6]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[7]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DRAM_DQ[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
    Warning (15610): No output dependent on input pin "DRAM_DQ[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 28
Info (21057): Implemented 1296 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 1174 logic cells
    Info (21064): Implemented 76 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Sat Jul 10 09:17:36 2021
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:14


