 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U109/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][24]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][24]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U108/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][23]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][23]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U107/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][22]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][22]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U106/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][21]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][21]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U116/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][31]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][31]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U115/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][30]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][30]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U114/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][29]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][29]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U113/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][28]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][28]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U112/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][27]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][27]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U111/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][26]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][26]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U173/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U110/Y (AO22X1_RVT)                              0.20       0.76 r
  memblk/FIFO_reg[2][25]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][25]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U89/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][20]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][20]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U88/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][19]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][19]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U87/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][18]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][18]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U86/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][17]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][17]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U85/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][16]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][16]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][15]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U84/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][15]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][15]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][14]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U83/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][14]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][14]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][13]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U82/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][13]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][13]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: FInN (input port clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  FInN (in)                                               0.00       0.10 r
  memblk/writeN (FIFO_MEM_BLK)                            0.00       0.10 r
  memblk/U136/Y (NOR4X1_RVT)                              0.03       0.13 f
  memblk/U178/Y (AND4X1_RVT)                              0.01       0.13 f
  memblk/U177/Y (AND4X1_RVT)                              0.01       0.14 f
  memblk/U175/Y (NAND3X0_RVT)                             0.02       0.16 r
  memblk/U22/Y (INVX1_RVT)                                0.17       0.33 f
  memblk/U4/Y (INVX1_RVT)                                 0.23       0.56 r
  memblk/U81/Y (AO22X1_RVT)                               0.20       0.76 r
  memblk/FIFO_reg[3][12]/D (DFFX1_RVT)                    0.00       0.76 r
  data arrival time                                                  0.76

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[3][12]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U109/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][24]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][24]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U108/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][23]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][23]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][22]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U107/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][22]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][22]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][21]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U106/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][21]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][21]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U116/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][31]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][31]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U115/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][30]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][30]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U114/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][29]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][29]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U113/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][28]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][28]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U112/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][27]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][27]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U111/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][26]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][26]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U110/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][25]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][25]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U96/Y (AO22X1_RVT)                               0.20       0.66 r
  memblk/FIFO_reg[2][11]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][11]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][10]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U95/Y (AO22X1_RVT)                               0.20       0.66 r
  memblk/FIFO_reg[2][10]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][10]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                 0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)              0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                 0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                  0.23       0.47 r
  memblk/U94/Y (AO22X1_RVT)                0.20       0.66 r
  memblk/FIFO_reg[2][9]/D (DFFX1_RVT)      0.00       0.66 r
  data arrival time                                   0.66

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  memblk/FIFO_reg[2][9]/CLK (DFFX1_RVT)
                                           0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                 0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)              0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                 0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                  0.23       0.47 r
  memblk/U93/Y (AO22X1_RVT)                0.20       0.66 r
  memblk/FIFO_reg[2][8]/D (DFFX1_RVT)      0.00       0.66 r
  data arrival time                                   0.66

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  memblk/FIFO_reg[2][8]/CLK (DFFX1_RVT)
                                           0.00       0.90 r
  library setup time                      -0.06       0.84
  data required time                                  0.84
  -----------------------------------------------------------
  data required time                                  0.84
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][20]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U105/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][20]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][20]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][19]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U104/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][19]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][19]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][18]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U103/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][18]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][18]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][17]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U102/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][17]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][17]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][16]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U6/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U101/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][16]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][16]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[31] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U244/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U245/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[31] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[31] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[30] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U242/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U243/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[30] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[30] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[29] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U240/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U241/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[29] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[29] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[23] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U228/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U229/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[23] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[23] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[15] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U212/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U213/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[15] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[15] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[14] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U210/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U211/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[14] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[14] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[13] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U208/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U209/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[13] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[13] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[12] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U206/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U207/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[12] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[12] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[11] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U204/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U205/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[11] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[11] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[10] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U202/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U203/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[10] (FIFO_MEM_BLK)       0.00       0.44 r
  F_Data[10] (out)                         0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[9] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U200/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U201/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[9] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[9] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[8] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U31/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U198/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U199/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[8] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[8] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[7] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U196/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U197/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[7] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[7] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[6] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U194/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U195/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[6] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[6] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[5] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U192/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U193/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[5] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[5] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[4] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U190/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U191/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[4] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[4] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[3] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U188/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U189/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[3] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[3] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[2] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U186/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U187/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[2] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[2] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[1] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U184/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U185/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[1] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[1] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: F_Data[0] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.01       0.01 r
  memblk/rd_addr[0] (FIFO_MEM_BLK)         0.00       0.01 r
  memblk/U181/Y (AND2X1_RVT)               0.05       0.06 r
  memblk/U30/Y (NBUFFX2_RVT)               0.27       0.33 r
  memblk/U182/Y (AO22X1_RVT)               0.11       0.44 r
  memblk/U183/Y (AO221X1_RVT)              0.00       0.44 r
  memblk/data_out[0] (FIFO_MEM_BLK)        0.00       0.44 r
  F_Data[0] (out)                          0.00       0.44 r
  data arrival time                                   0.44

  clock ideal_clock1 (rise edge)           1.00       1.00
  clock network delay (ideal)              0.00       1.00
  clock uncertainty                       -0.10       0.90
  output external delay                   -0.10       0.80
  data required time                                  0.80
  -----------------------------------------------------------
  data required time                                  0.80
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.36


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed
No paths.

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[2][24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wr_ptr_reg[0]/CLK (DFFARX1_RVT)                         0.00       0.00 r
  wr_ptr_reg[0]/Q (DFFARX1_RVT)                           0.01       0.01 r
  memblk/wr_addr[0] (FIFO_MEM_BLK)                        0.00       0.01 r
  memblk/U34/Y (INVX1_RVT)                                0.04       0.05 f
  memblk/U173/Y (NAND3X0_RVT)                             0.01       0.06 r
  memblk/U21/Y (INVX1_RVT)                                0.17       0.23 f
  memblk/U7/Y (INVX1_RVT)                                 0.23       0.47 r
  memblk/U109/Y (AO22X1_RVT)                              0.20       0.66 r
  memblk/FIFO_reg[2][24]/D (DFFX1_RVT)                    0.00       0.66 r
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  clock uncertainty                                      -0.10       0.90
  memblk/FIFO_reg[2][24]/CLK (DFFX1_RVT)                  0.00       0.90 r
  library setup time                                     -0.06       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:45:09 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: memblk/FIFO_reg[3][31]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: memblk/FIFO_reg[3][31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIFO               8000                  saed32rvt_ss0p95v25c
  FIFO_MEM_BLK       8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memblk/FIFO_reg[3][31]/CLK (DFFX1_RVT)                  0.00       0.00 r
  memblk/FIFO_reg[3][31]/Q (DFFX1_RVT)                    0.02       0.02 f
  memblk/U92/Y (AO22X1_RVT)                               0.01       0.04 f
  memblk/FIFO_reg[3][31]/D (DFFX1_RVT)                    0.00       0.04 f
  data arrival time                                                  0.04

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  memblk/FIFO_reg[3][31]/CLK (DFFX1_RVT)                  0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


1
