;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_A_ADC_SAR */
ADC_A_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_A_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_A_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_A_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_A_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_A_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_A_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_A_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_A_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_A_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_A_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_A_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_A_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_A_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_A_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_A_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_A_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_A_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_A_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_A_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_A_IRQ */
ADC_A_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_A_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_A_IRQ__INTC_MASK EQU 0x04
ADC_A_IRQ__INTC_NUMBER EQU 2
ADC_A_IRQ__INTC_PRIOR_NUM EQU 7
ADC_A_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_A_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_A_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_A_theACLK */
ADC_A_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_A_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_A_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_A_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_A_theACLK__INDEX EQU 0x01
ADC_A_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_A_theACLK__PM_ACT_MSK EQU 0x02
ADC_A_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_A_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_B_ADC_SAR */
ADC_B_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_B_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_B_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_B_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_B_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_B_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_B_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_B_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_B_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_B_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_B_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_B_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_B_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_B_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_B_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_B_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_B_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_B_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_B_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_B_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_B_IRQ */
ADC_B_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_B_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_B_IRQ__INTC_MASK EQU 0x08
ADC_B_IRQ__INTC_NUMBER EQU 3
ADC_B_IRQ__INTC_PRIOR_NUM EQU 7
ADC_B_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_B_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_B_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_B_theACLK */
ADC_B_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_B_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_B_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_B_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_B_theACLK__INDEX EQU 0x00
ADC_B_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_B_theACLK__PM_ACT_MSK EQU 0x01
ADC_B_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_B_theACLK__PM_STBY_MSK EQU 0x01

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Clock_1__CFG3_PHASE_DLY_MASK EQU 0x0F
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

/* Comp_PD_A */
Comp_PD_A_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_PD_A_ctComp__CMP_MASK EQU 0x08
Comp_PD_A_ctComp__CMP_NUMBER EQU 3
Comp_PD_A_ctComp__CR EQU CYREG_CMP3_CR
Comp_PD_A_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_PD_A_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_PD_A_ctComp__LUT__MSK_MASK EQU 0x08
Comp_PD_A_ctComp__LUT__MSK_SHIFT EQU 3
Comp_PD_A_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_PD_A_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_PD_A_ctComp__LUT__SR_MASK EQU 0x08
Comp_PD_A_ctComp__LUT__SR_SHIFT EQU 3
Comp_PD_A_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_PD_A_ctComp__PM_ACT_MSK EQU 0x08
Comp_PD_A_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_PD_A_ctComp__PM_STBY_MSK EQU 0x08
Comp_PD_A_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_PD_A_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_PD_A_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_PD_A_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_PD_A_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_PD_A_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_PD_A_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_PD_A_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_PD_A_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_PD_A_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_PD_A_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_PD_A_ctComp__WRK EQU CYREG_CMP_WRK
Comp_PD_A_ctComp__WRK_MASK EQU 0x08
Comp_PD_A_ctComp__WRK_SHIFT EQU 3

/* Comp_PD_B */
Comp_PD_B_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_PD_B_ctComp__CMP_MASK EQU 0x04
Comp_PD_B_ctComp__CMP_NUMBER EQU 2
Comp_PD_B_ctComp__CR EQU CYREG_CMP2_CR
Comp_PD_B_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_PD_B_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_PD_B_ctComp__LUT__MSK_MASK EQU 0x04
Comp_PD_B_ctComp__LUT__MSK_SHIFT EQU 2
Comp_PD_B_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_PD_B_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_PD_B_ctComp__LUT__SR_MASK EQU 0x04
Comp_PD_B_ctComp__LUT__SR_SHIFT EQU 2
Comp_PD_B_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_PD_B_ctComp__PM_ACT_MSK EQU 0x04
Comp_PD_B_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_PD_B_ctComp__PM_STBY_MSK EQU 0x04
Comp_PD_B_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_PD_B_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_PD_B_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_PD_B_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_PD_B_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_PD_B_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_PD_B_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_PD_B_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_PD_B_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_PD_B_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_PD_B_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_PD_B_ctComp__WRK EQU CYREG_CMP_WRK
Comp_PD_B_ctComp__WRK_MASK EQU 0x04
Comp_PD_B_ctComp__WRK_SHIFT EQU 2

/* Counter_CounterHW */
Counter_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_CounterHW__PM_ACT_MSK EQU 0x01
Counter_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_CounterHW__PM_STBY_MSK EQU 0x01
Counter_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* ISR_PIN_A */
ISR_PIN_A__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_PIN_A__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_PIN_A__INTC_MASK EQU 0x01
ISR_PIN_A__INTC_NUMBER EQU 0
ISR_PIN_A__INTC_PRIOR_NUM EQU 7
ISR_PIN_A__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_PIN_A__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_PIN_A__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_PIN_B */
ISR_PIN_B__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_PIN_B__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_PIN_B__INTC_MASK EQU 0x02
ISR_PIN_B__INTC_NUMBER EQU 1
ISR_PIN_B__INTC_PRIOR_NUM EQU 7
ISR_PIN_B__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_PIN_B__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_PIN_B__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Mixer_A_SC */
Mixer_A_SC__BST EQU CYREG_SC3_BST
Mixer_A_SC__CLK EQU CYREG_SC3_CLK
Mixer_A_SC__CMPINV EQU CYREG_SC_CMPINV
Mixer_A_SC__CMPINV_MASK EQU 0x08
Mixer_A_SC__CPTR EQU CYREG_SC_CPTR
Mixer_A_SC__CPTR_MASK EQU 0x08
Mixer_A_SC__CR0 EQU CYREG_SC3_CR0
Mixer_A_SC__CR1 EQU CYREG_SC3_CR1
Mixer_A_SC__CR2 EQU CYREG_SC3_CR2
Mixer_A_SC__MSK EQU CYREG_SC_MSK
Mixer_A_SC__MSK_MASK EQU 0x08
Mixer_A_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Mixer_A_SC__PM_ACT_MSK EQU 0x08
Mixer_A_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Mixer_A_SC__PM_STBY_MSK EQU 0x08
Mixer_A_SC__SR EQU CYREG_SC_SR
Mixer_A_SC__SR_MASK EQU 0x08
Mixer_A_SC__SW0 EQU CYREG_SC3_SW0
Mixer_A_SC__SW10 EQU CYREG_SC3_SW10
Mixer_A_SC__SW2 EQU CYREG_SC3_SW2
Mixer_A_SC__SW3 EQU CYREG_SC3_SW3
Mixer_A_SC__SW4 EQU CYREG_SC3_SW4
Mixer_A_SC__SW6 EQU CYREG_SC3_SW6
Mixer_A_SC__SW7 EQU CYREG_SC3_SW7
Mixer_A_SC__SW8 EQU CYREG_SC3_SW8
Mixer_A_SC__WRK1 EQU CYREG_SC_WRK1
Mixer_A_SC__WRK1_MASK EQU 0x08

/* Mixer_B_SC */
Mixer_B_SC__BST EQU CYREG_SC2_BST
Mixer_B_SC__CLK EQU CYREG_SC2_CLK
Mixer_B_SC__CMPINV EQU CYREG_SC_CMPINV
Mixer_B_SC__CMPINV_MASK EQU 0x04
Mixer_B_SC__CPTR EQU CYREG_SC_CPTR
Mixer_B_SC__CPTR_MASK EQU 0x04
Mixer_B_SC__CR0 EQU CYREG_SC2_CR0
Mixer_B_SC__CR1 EQU CYREG_SC2_CR1
Mixer_B_SC__CR2 EQU CYREG_SC2_CR2
Mixer_B_SC__MSK EQU CYREG_SC_MSK
Mixer_B_SC__MSK_MASK EQU 0x04
Mixer_B_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Mixer_B_SC__PM_ACT_MSK EQU 0x04
Mixer_B_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Mixer_B_SC__PM_STBY_MSK EQU 0x04
Mixer_B_SC__SR EQU CYREG_SC_SR
Mixer_B_SC__SR_MASK EQU 0x04
Mixer_B_SC__SW0 EQU CYREG_SC2_SW0
Mixer_B_SC__SW10 EQU CYREG_SC2_SW10
Mixer_B_SC__SW2 EQU CYREG_SC2_SW2
Mixer_B_SC__SW3 EQU CYREG_SC2_SW3
Mixer_B_SC__SW4 EQU CYREG_SC2_SW4
Mixer_B_SC__SW6 EQU CYREG_SC2_SW6
Mixer_B_SC__SW7 EQU CYREG_SC2_SW7
Mixer_B_SC__SW8 EQU CYREG_SC2_SW8
Mixer_B_SC__WRK1 EQU CYREG_SC_WRK1
Mixer_B_SC__WRK1_MASK EQU 0x04

/* Mixer_PD_A_SC */
Mixer_PD_A_SC__BST EQU CYREG_SC1_BST
Mixer_PD_A_SC__CLK EQU CYREG_SC1_CLK
Mixer_PD_A_SC__CMPINV EQU CYREG_SC_CMPINV
Mixer_PD_A_SC__CMPINV_MASK EQU 0x02
Mixer_PD_A_SC__CPTR EQU CYREG_SC_CPTR
Mixer_PD_A_SC__CPTR_MASK EQU 0x02
Mixer_PD_A_SC__CR0 EQU CYREG_SC1_CR0
Mixer_PD_A_SC__CR1 EQU CYREG_SC1_CR1
Mixer_PD_A_SC__CR2 EQU CYREG_SC1_CR2
Mixer_PD_A_SC__MSK EQU CYREG_SC_MSK
Mixer_PD_A_SC__MSK_MASK EQU 0x02
Mixer_PD_A_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Mixer_PD_A_SC__PM_ACT_MSK EQU 0x02
Mixer_PD_A_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Mixer_PD_A_SC__PM_STBY_MSK EQU 0x02
Mixer_PD_A_SC__SR EQU CYREG_SC_SR
Mixer_PD_A_SC__SR_MASK EQU 0x02
Mixer_PD_A_SC__SW0 EQU CYREG_SC1_SW0
Mixer_PD_A_SC__SW10 EQU CYREG_SC1_SW10
Mixer_PD_A_SC__SW2 EQU CYREG_SC1_SW2
Mixer_PD_A_SC__SW3 EQU CYREG_SC1_SW3
Mixer_PD_A_SC__SW4 EQU CYREG_SC1_SW4
Mixer_PD_A_SC__SW6 EQU CYREG_SC1_SW6
Mixer_PD_A_SC__SW7 EQU CYREG_SC1_SW7
Mixer_PD_A_SC__SW8 EQU CYREG_SC1_SW8
Mixer_PD_A_SC__WRK1 EQU CYREG_SC_WRK1
Mixer_PD_A_SC__WRK1_MASK EQU 0x02

/* Mixer_PD_B_SC */
Mixer_PD_B_SC__BST EQU CYREG_SC0_BST
Mixer_PD_B_SC__CLK EQU CYREG_SC0_CLK
Mixer_PD_B_SC__CMPINV EQU CYREG_SC_CMPINV
Mixer_PD_B_SC__CMPINV_MASK EQU 0x01
Mixer_PD_B_SC__CPTR EQU CYREG_SC_CPTR
Mixer_PD_B_SC__CPTR_MASK EQU 0x01
Mixer_PD_B_SC__CR0 EQU CYREG_SC0_CR0
Mixer_PD_B_SC__CR1 EQU CYREG_SC0_CR1
Mixer_PD_B_SC__CR2 EQU CYREG_SC0_CR2
Mixer_PD_B_SC__MSK EQU CYREG_SC_MSK
Mixer_PD_B_SC__MSK_MASK EQU 0x01
Mixer_PD_B_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Mixer_PD_B_SC__PM_ACT_MSK EQU 0x01
Mixer_PD_B_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Mixer_PD_B_SC__PM_STBY_MSK EQU 0x01
Mixer_PD_B_SC__SR EQU CYREG_SC_SR
Mixer_PD_B_SC__SR_MASK EQU 0x01
Mixer_PD_B_SC__SW0 EQU CYREG_SC0_SW0
Mixer_PD_B_SC__SW10 EQU CYREG_SC0_SW10
Mixer_PD_B_SC__SW2 EQU CYREG_SC0_SW2
Mixer_PD_B_SC__SW3 EQU CYREG_SC0_SW3
Mixer_PD_B_SC__SW4 EQU CYREG_SC0_SW4
Mixer_PD_B_SC__SW6 EQU CYREG_SC0_SW6
Mixer_PD_B_SC__SW7 EQU CYREG_SC0_SW7
Mixer_PD_B_SC__SW8 EQU CYREG_SC0_SW8
Mixer_PD_B_SC__WRK1 EQU CYREG_SC_WRK1
Mixer_PD_B_SC__WRK1_MASK EQU 0x01

/* SignalA */
SignalA__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
SignalA__0__MASK EQU 0x40
SignalA__0__PC EQU CYREG_PRT1_PC6
SignalA__0__PORT EQU 1
SignalA__0__SHIFT EQU 6
SignalA__AG EQU CYREG_PRT1_AG
SignalA__AMUX EQU CYREG_PRT1_AMUX
SignalA__BIE EQU CYREG_PRT1_BIE
SignalA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SignalA__BYP EQU CYREG_PRT1_BYP
SignalA__CTL EQU CYREG_PRT1_CTL
SignalA__DM0 EQU CYREG_PRT1_DM0
SignalA__DM1 EQU CYREG_PRT1_DM1
SignalA__DM2 EQU CYREG_PRT1_DM2
SignalA__DR EQU CYREG_PRT1_DR
SignalA__INP_DIS EQU CYREG_PRT1_INP_DIS
SignalA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SignalA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SignalA__LCD_EN EQU CYREG_PRT1_LCD_EN
SignalA__MASK EQU 0x40
SignalA__PORT EQU 1
SignalA__PRT EQU CYREG_PRT1_PRT
SignalA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SignalA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SignalA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SignalA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SignalA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SignalA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SignalA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SignalA__PS EQU CYREG_PRT1_PS
SignalA__SHIFT EQU 6
SignalA__SLW EQU CYREG_PRT1_SLW

/* SignalB */
SignalB__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
SignalB__0__MASK EQU 0x40
SignalB__0__PC EQU CYREG_PRT2_PC6
SignalB__0__PORT EQU 2
SignalB__0__SHIFT EQU 6
SignalB__AG EQU CYREG_PRT2_AG
SignalB__AMUX EQU CYREG_PRT2_AMUX
SignalB__BIE EQU CYREG_PRT2_BIE
SignalB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SignalB__BYP EQU CYREG_PRT2_BYP
SignalB__CTL EQU CYREG_PRT2_CTL
SignalB__DM0 EQU CYREG_PRT2_DM0
SignalB__DM1 EQU CYREG_PRT2_DM1
SignalB__DM2 EQU CYREG_PRT2_DM2
SignalB__DR EQU CYREG_PRT2_DR
SignalB__INP_DIS EQU CYREG_PRT2_INP_DIS
SignalB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SignalB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SignalB__LCD_EN EQU CYREG_PRT2_LCD_EN
SignalB__MASK EQU 0x40
SignalB__PORT EQU 2
SignalB__PRT EQU CYREG_PRT2_PRT
SignalB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SignalB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SignalB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SignalB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SignalB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SignalB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SignalB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SignalB__PS EQU CYREG_PRT2_PS
SignalB__SHIFT EQU 6
SignalB__SLW EQU CYREG_PRT2_SLW

/* USBUART_1 */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x10
USBUART_1_ep_1__INTC_NUMBER EQU 4
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x20
USBUART_1_ep_2__INTC_NUMBER EQU 5
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x40
USBUART_1_ep_3__INTC_NUMBER EQU 6
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* VDAC */
VDAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC_viDAC8__D EQU CYREG_DAC0_D
VDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC_viDAC8__PM_ACT_MSK EQU 0x01
VDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC_viDAC8__PM_STBY_MSK EQU 0x01
VDAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC_viDAC8__TR EQU CYREG_DAC0_TR
VDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC_viDAC8__TST EQU CYREG_DAC0_TST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000C
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
