
*** Running vivado
    with args -log ultra96v2_0_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_0_xbar_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultra96v2_0_xbar_0.tcl -notrace
Command: synth_design -top ultra96v2_0_xbar_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16026 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2422.301 ; gain = 0.000 ; free physical = 24563 ; free virtual = 28958
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ultra96v2_0_xbar_0' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_xbar_0/synth/ultra96v2_0_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000010100000000000110000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000100000000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000001101000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000001000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 17 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000010100000000000110000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000100000000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000010100000000000110001111111111111000000000000000000000000000000001010000000000010111111111111111100000000000000000000000000000000101000000000000111111111111111110000000000000000000000000000000010100000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000111111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 16 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 103 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 132 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 147 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000010100000000000110000000000000000000000000000000000000000000000001010000000000010000000000000000000000000000000000000000000000000101000000000000100000000000000000000000000000000000000000000000010100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000010100000000000110001111111111111000000000000000000000000000000001010000000000010111111111111111100000000000000000000000000000000101000000000000111111111111111110000000000000000000000000000000010100000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (3#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (4#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 147 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (4#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (5#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 103 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 103 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (5#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (6#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (7#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (7#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (7#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (7#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (8#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (8#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (9#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (10#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'ultra96v2_0_xbar_0' (11#1) [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_xbar_0/synth/ultra96v2_0_xbar_0.v:59]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[33]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[32]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[31]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[30]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[29]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[28]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[27]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[26]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[25]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[24]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[67]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[66]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[65]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[64]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[63]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[62]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[61]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[60]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[59]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[58]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[57]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[56]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[55]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[54]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[53]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[52]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[51]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[50]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[49]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[48]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[47]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[46]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[45]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[44]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[43]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[42]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[41]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[40]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[39]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[38]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[37]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[36]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[35]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[34]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[33]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[32]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[31]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[30]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[29]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[28]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[27]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[26]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[25]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[24]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar_sasd has unconnected port M_AXI_BID[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2566.109 ; gain = 143.809 ; free physical = 24298 ; free virtual = 28717
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2569.078 ; gain = 146.777 ; free physical = 24476 ; free virtual = 28896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2569.078 ; gain = 146.777 ; free physical = 24476 ; free virtual = 28896
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2569.078 ; gain = 0.000 ; free physical = 24459 ; free virtual = 28882
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_xbar_0/ultra96v2_0_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ip/ultra96v2_0_xbar_0/ultra96v2_0_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.runs/ultra96v2_0_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/parallels/ultra96v2_0/ultra96v2_0.runs/ultra96v2_0_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.922 ; gain = 0.000 ; free physical = 24159 ; free virtual = 28579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2715.922 ; gain = 0.000 ; free physical = 24158 ; free virtual = 28578
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2715.922 ; gain = 293.621 ; free physical = 24175 ; free virtual = 28595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2715.922 ; gain = 293.621 ; free physical = 24175 ; free virtual = 28595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/parallels/ultra96v2_0/ultra96v2_0.runs/ultra96v2_0_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2715.922 ; gain = 293.621 ; free physical = 24174 ; free virtual = 28594
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/parallels/ultra96v2_0/ultra96v2_0.srcs/sources_1/bd/ultra96v2_0/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_21_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_21_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2715.922 ; gain = 293.621 ; free physical = 24127 ; free virtual = 28547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              132 Bit    Registers := 2     
	              103 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    103 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    103 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2715.922 ; gain = 293.621 ; free physical = 24085 ; free virtual = 28515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:21 . Memory (MB): peak = 3111.219 ; gain = 688.918 ; free physical = 23885 ; free virtual = 28361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 3151.430 ; gain = 729.129 ; free physical = 23789 ; free virtual = 28265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 3159.438 ; gain = 737.137 ; free physical = 23753 ; free virtual = 28229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23567 ; free virtual = 28044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23567 ; free virtual = 28044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23565 ; free virtual = 28041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23565 ; free virtual = 28041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23565 ; free virtual = 28041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23565 ; free virtual = 28041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    25|
|3     |LUT3 |   160|
|4     |LUT4 |   128|
|5     |LUT5 |   185|
|6     |LUT6 |   242|
|7     |FDRE |   409|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------------------------+------+
|      |Instance                             |Module                                         |Cells |
+------+-------------------------------------+-----------------------------------------------+------+
|1     |top                                  |                                               |  1154|
|2     |  inst                               |axi_crossbar_v2_1_21_axi_crossbar              |  1154|
|3     |    \gen_sasd.crossbar_sasd_0        |axi_crossbar_v2_1_21_crossbar_sasd             |  1154|
|4     |      addr_arbiter_inst              |axi_crossbar_v2_1_21_addr_arbiter_sasd         |   539|
|5     |      \gen_decerr.decerr_slave_inst  |axi_crossbar_v2_1_21_decerr_slave              |    46|
|6     |      reg_slice_r                    |axi_register_slice_v2_1_20_axic_register_slice |   546|
|7     |      splitter_ar                    |axi_crossbar_v2_1_21_splitter__parameterized0  |     2|
|8     |      splitter_aw                    |axi_crossbar_v2_1_21_splitter                  |     6|
+------+-------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.406 ; gain = 740.105 ; free physical = 23565 ; free virtual = 28041
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 225 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 3162.406 ; gain = 593.262 ; free physical = 23604 ; free virtual = 28081
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 3162.414 ; gain = 740.105 ; free physical = 23604 ; free virtual = 28081
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3170.406 ; gain = 0.000 ; free physical = 23681 ; free virtual = 28157
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3211.328 ; gain = 0.000 ; free physical = 23626 ; free virtual = 28102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:45 . Memory (MB): peak = 3211.328 ; gain = 1612.188 ; free physical = 23763 ; free virtual = 28240
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3211.328 ; gain = 0.000 ; free physical = 23765 ; free virtual = 28242
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/ultra96v2_0_xbar_0_synth_1/ultra96v2_0_xbar_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ultra96v2_0_xbar_0, cache-ID = 3d9791b56658bb3e
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.340 ; gain = 0.000 ; free physical = 23760 ; free virtual = 28238
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/ultra96v2_0/ultra96v2_0.runs/ultra96v2_0_xbar_0_synth_1/ultra96v2_0_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_0_xbar_0_utilization_synth.rpt -pb ultra96v2_0_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 20:01:17 2020...
