$comment
	File created using the following command:
		vcd file course_design.msim.vcd -direction
$end
$date
	Fri Jun 09 00:50:40 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module computer_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # M_addr [11] $end
$var wire 1 $ M_addr [10] $end
$var wire 1 % M_addr [9] $end
$var wire 1 & M_addr [8] $end
$var wire 1 ' M_addr [7] $end
$var wire 1 ( M_addr [6] $end
$var wire 1 ) M_addr [5] $end
$var wire 1 * M_addr [4] $end
$var wire 1 + M_addr [3] $end
$var wire 1 , M_addr [2] $end
$var wire 1 - M_addr [1] $end
$var wire 1 . M_addr [0] $end
$var wire 1 / M_data_out [7] $end
$var wire 1 0 M_data_out [6] $end
$var wire 1 1 M_data_out [5] $end
$var wire 1 2 M_data_out [4] $end
$var wire 1 3 M_data_out [3] $end
$var wire 1 4 M_data_out [2] $end
$var wire 1 5 M_data_out [1] $end
$var wire 1 6 M_data_out [0] $end
$var wire 1 7 M_q [7] $end
$var wire 1 8 M_q [6] $end
$var wire 1 9 M_q [5] $end
$var wire 1 : M_q [4] $end
$var wire 1 ; M_q [3] $end
$var wire 1 < M_q [2] $end
$var wire 1 = M_q [1] $end
$var wire 1 > M_q [0] $end
$var wire 1 ? PC [7] $end
$var wire 1 @ PC [6] $end
$var wire 1 A PC [5] $end
$var wire 1 B PC [4] $end
$var wire 1 C PC [3] $end
$var wire 1 D PC [2] $end
$var wire 1 E PC [1] $end
$var wire 1 F PC [0] $end
$var wire 1 G R0 [7] $end
$var wire 1 H R0 [6] $end
$var wire 1 I R0 [5] $end
$var wire 1 J R0 [4] $end
$var wire 1 K R0 [3] $end
$var wire 1 L R0 [2] $end
$var wire 1 M R0 [1] $end
$var wire 1 N R0 [0] $end
$var wire 1 O R1 [7] $end
$var wire 1 P R1 [6] $end
$var wire 1 Q R1 [5] $end
$var wire 1 R R1 [4] $end
$var wire 1 S R1 [3] $end
$var wire 1 T R1 [2] $end
$var wire 1 U R1 [1] $end
$var wire 1 V R1 [0] $end
$var wire 1 W R2 [7] $end
$var wire 1 X R2 [6] $end
$var wire 1 Y R2 [5] $end
$var wire 1 Z R2 [4] $end
$var wire 1 [ R2 [3] $end
$var wire 1 \ R2 [2] $end
$var wire 1 ] R2 [1] $end
$var wire 1 ^ R2 [0] $end
$var wire 1 _ R3 [7] $end
$var wire 1 ` R3 [6] $end
$var wire 1 a R3 [5] $end
$var wire 1 b R3 [4] $end
$var wire 1 c R3 [3] $end
$var wire 1 d R3 [2] $end
$var wire 1 e R3 [1] $end
$var wire 1 f R3 [0] $end
$var wire 1 g Write_read $end
$var wire 1 h overflow $end
$var wire 1 i state [2] $end
$var wire 1 j state [1] $end
$var wire 1 k state [0] $end
$var wire 1 l sampler $end
$scope module i1 $end
$var wire 1 m gnd $end
$var wire 1 n vcc $end
$var wire 1 o unknown $end
$var tri1 1 p devclrn $end
$var tri1 1 q devpor $end
$var tri1 1 r devoe $end
$var wire 1 s Write_read~output_o $end
$var wire 1 t overflow~output_o $end
$var wire 1 u M_addr[0]~output_o $end
$var wire 1 v M_addr[1]~output_o $end
$var wire 1 w M_addr[2]~output_o $end
$var wire 1 x M_addr[3]~output_o $end
$var wire 1 y M_addr[4]~output_o $end
$var wire 1 z M_addr[5]~output_o $end
$var wire 1 { M_addr[6]~output_o $end
$var wire 1 | M_addr[7]~output_o $end
$var wire 1 } M_addr[8]~output_o $end
$var wire 1 ~ M_addr[9]~output_o $end
$var wire 1 !! M_addr[10]~output_o $end
$var wire 1 "! M_addr[11]~output_o $end
$var wire 1 #! M_data_out[0]~output_o $end
$var wire 1 $! M_data_out[1]~output_o $end
$var wire 1 %! M_data_out[2]~output_o $end
$var wire 1 &! M_data_out[3]~output_o $end
$var wire 1 '! M_data_out[4]~output_o $end
$var wire 1 (! M_data_out[5]~output_o $end
$var wire 1 )! M_data_out[6]~output_o $end
$var wire 1 *! M_data_out[7]~output_o $end
$var wire 1 +! M_q[0]~output_o $end
$var wire 1 ,! M_q[1]~output_o $end
$var wire 1 -! M_q[2]~output_o $end
$var wire 1 .! M_q[3]~output_o $end
$var wire 1 /! M_q[4]~output_o $end
$var wire 1 0! M_q[5]~output_o $end
$var wire 1 1! M_q[6]~output_o $end
$var wire 1 2! M_q[7]~output_o $end
$var wire 1 3! PC[0]~output_o $end
$var wire 1 4! PC[1]~output_o $end
$var wire 1 5! PC[2]~output_o $end
$var wire 1 6! PC[3]~output_o $end
$var wire 1 7! PC[4]~output_o $end
$var wire 1 8! PC[5]~output_o $end
$var wire 1 9! PC[6]~output_o $end
$var wire 1 :! PC[7]~output_o $end
$var wire 1 ;! R0[0]~output_o $end
$var wire 1 <! R0[1]~output_o $end
$var wire 1 =! R0[2]~output_o $end
$var wire 1 >! R0[3]~output_o $end
$var wire 1 ?! R0[4]~output_o $end
$var wire 1 @! R0[5]~output_o $end
$var wire 1 A! R0[6]~output_o $end
$var wire 1 B! R0[7]~output_o $end
$var wire 1 C! R1[0]~output_o $end
$var wire 1 D! R1[1]~output_o $end
$var wire 1 E! R1[2]~output_o $end
$var wire 1 F! R1[3]~output_o $end
$var wire 1 G! R1[4]~output_o $end
$var wire 1 H! R1[5]~output_o $end
$var wire 1 I! R1[6]~output_o $end
$var wire 1 J! R1[7]~output_o $end
$var wire 1 K! R2[0]~output_o $end
$var wire 1 L! R2[1]~output_o $end
$var wire 1 M! R2[2]~output_o $end
$var wire 1 N! R2[3]~output_o $end
$var wire 1 O! R2[4]~output_o $end
$var wire 1 P! R2[5]~output_o $end
$var wire 1 Q! R2[6]~output_o $end
$var wire 1 R! R2[7]~output_o $end
$var wire 1 S! R3[0]~output_o $end
$var wire 1 T! R3[1]~output_o $end
$var wire 1 U! R3[2]~output_o $end
$var wire 1 V! R3[3]~output_o $end
$var wire 1 W! R3[4]~output_o $end
$var wire 1 X! R3[5]~output_o $end
$var wire 1 Y! R3[6]~output_o $end
$var wire 1 Z! R3[7]~output_o $end
$var wire 1 [! state[0]~output_o $end
$var wire 1 \! state[1]~output_o $end
$var wire 1 ]! state[2]~output_o $end
$var wire 1 ^! clk~input_o $end
$var wire 1 _! clk~inputclkctrl_outclk $end
$var wire 1 `! b2v_inst2|Mux87~0_combout $end
$var wire 1 a! b2v_inst2|PC[0]~8_combout $end
$var wire 1 b! reset~input_o $end
$var wire 1 c! reset~inputclkctrl_outclk $end
$var wire 1 d! b2v_inst2|Mux82~0_combout $end
$var wire 1 e! b2v_inst2|PC[4]~21 $end
$var wire 1 f! b2v_inst2|PC[5]~22_combout $end
$var wire 1 g! b2v_inst2|Mux44~0_combout $end
$var wire 1 h! b2v_inst2|Write_read~0_combout $end
$var wire 1 i! b2v_inst2|flag1~q $end
$var wire 1 j! b2v_inst2|A[7]~1_combout $end
$var wire 1 k! b2v_inst2|RX[1]~20_combout $end
$var wire 1 l! b2v_inst2|IR[15]~0_combout $end
$var wire 1 m! b2v_inst2|Equal0~0_combout $end
$var wire 1 n! b2v_inst2|RX~9_combout $end
$var wire 1 o! b2v_inst2|step_counter[2]~7_combout $end
$var wire 1 p! b2v_inst2|RX~8_combout $end
$var wire 1 q! b2v_inst2|Mux78~0_combout $end
$var wire 1 r! b2v_inst2|Equal5~0_combout $end
$var wire 1 s! b2v_inst2|RX[1]~17_combout $end
$var wire 1 t! b2v_inst2|Mux79~0_combout $end
$var wire 1 u! b2v_inst2|R3~5_combout $end
$var wire 1 v! b2v_inst2|Mux77~0_combout $end
$var wire 1 w! b2v_inst2|Mux76~0_combout $end
$var wire 1 x! b2v_inst2|R3[0]~1_combout $end
$var wire 1 y! b2v_inst2|R3[0]~2_combout $end
$var wire 1 z! b2v_inst2|R1~5_combout $end
$var wire 1 {! b2v_inst2|R1[0]~1_combout $end
$var wire 1 |! b2v_inst2|R1[0]~2_combout $end
$var wire 1 }! b2v_inst2|Equal1~0_combout $end
$var wire 1 ~! b2v_inst2|R0[3]~4_combout $end
$var wire 1 !" b2v_inst2|R0~16_combout $end
$var wire 1 "" b2v_inst2|R0~17_combout $end
$var wire 1 #" b2v_inst2|R0[0]~10_combout $end
$var wire 1 $" b2v_inst2|R0[0]~8_combout $end
$var wire 1 %" b2v_inst2|R0[0]~7_combout $end
$var wire 1 &" b2v_inst2|R0[0]~9_combout $end
$var wire 1 '" b2v_inst2|R0[0]~11_combout $end
$var wire 1 (" b2v_inst2|R2~5_combout $end
$var wire 1 )" b2v_inst2|R2[0]~1_combout $end
$var wire 1 *" b2v_inst2|R2[0]~2_combout $end
$var wire 1 +" b2v_inst2|RY~24_combout $end
$var wire 1 ," b2v_inst2|RY~25_combout $end
$var wire 1 -" b2v_inst2|RY~37_combout $end
$var wire 1 ." b2v_inst2|RY[7]~18_combout $end
$var wire 1 /" b2v_inst2|RY[7]~19_combout $end
$var wire 1 0" b2v_inst2|R3~6_combout $end
$var wire 1 1" b2v_inst2|R2~6_combout $end
$var wire 1 2" b2v_inst2|R1~6_combout $end
$var wire 1 3" b2v_inst2|Decoder3~0_combout $end
$var wire 1 4" b2v_inst2|R0[4]~0_combout $end
$var wire 1 5" b2v_inst2|RY~26_combout $end
$var wire 1 6" b2v_inst2|RY~27_combout $end
$var wire 1 7" b2v_inst2|RY~38_combout $end
$var wire 1 8" b2v_inst2|RX~39_combout $end
$var wire 1 9" b2v_inst2|Add1~1 $end
$var wire 1 :" b2v_inst2|Add1~3 $end
$var wire 1 ;" b2v_inst2|Add1~5 $end
$var wire 1 <" b2v_inst2|Add1~7 $end
$var wire 1 =" b2v_inst2|Add1~8_combout $end
$var wire 1 >" b2v_inst2|RX~40_combout $end
$var wire 1 ?" b2v_inst2|R3~7_combout $end
$var wire 1 @" b2v_inst2|R2~7_combout $end
$var wire 1 A" b2v_inst2|R0[5]~1_combout $end
$var wire 1 B" b2v_inst2|RY~28_combout $end
$var wire 1 C" b2v_inst2|R1~7_combout $end
$var wire 1 D" b2v_inst2|RY~29_combout $end
$var wire 1 E" b2v_inst2|RY~39_combout $end
$var wire 1 F" b2v_inst2|RX~45_combout $end
$var wire 1 G" b2v_inst2|Add1~9 $end
$var wire 1 H" b2v_inst2|Add1~10_combout $end
$var wire 1 I" b2v_inst2|RX~46_combout $end
$var wire 1 J" b2v_inst2|R2~8_combout $end
$var wire 1 K" b2v_inst2|R3~8_combout $end
$var wire 1 L" b2v_inst2|R1~8_combout $end
$var wire 1 M" b2v_inst2|R0[6]~2_combout $end
$var wire 1 N" b2v_inst2|RY~30_combout $end
$var wire 1 O" b2v_inst2|RY~31_combout $end
$var wire 1 P" b2v_inst2|RY~40_combout $end
$var wire 1 Q" b2v_inst2|RX~51_combout $end
$var wire 1 R" b2v_inst2|Add1~11 $end
$var wire 1 S" b2v_inst2|Add1~12_combout $end
$var wire 1 T" b2v_inst2|RX~52_combout $end
$var wire 1 U" b2v_inst2|RX~12_combout $end
$var wire 1 V" b2v_inst2|R1~9_combout $end
$var wire 1 W" b2v_inst2|R1[7]~feeder_combout $end
$var wire 1 X" b2v_inst2|R2~9_combout $end
$var wire 1 Y" b2v_inst2|R0[7]~3_combout $end
$var wire 1 Z" b2v_inst2|RY~32_combout $end
$var wire 1 [" b2v_inst2|RY~33_combout $end
$var wire 1 \" b2v_inst2|RY~41_combout $end
$var wire 1 ]" b2v_inst2|R3~9_combout $end
$var wire 1 ^" b2v_inst2|Mux0~0_combout $end
$var wire 1 _" b2v_inst2|Mux0~1_combout $end
$var wire 1 `" b2v_inst2|RX~60_combout $end
$var wire 1 a" b2v_inst2|RX~11_combout $end
$var wire 1 b" b2v_inst2|RX~58_combout $end
$var wire 1 c" b2v_inst2|RX~6_combout $end
$var wire 1 d" b2v_inst2|RX~57_combout $end
$var wire 1 e" b2v_inst2|RX~59_combout $end
$var wire 1 f" b2v_inst2|Mux16~0_combout $end
$var wire 1 g" b2v_inst2|Add0~1 $end
$var wire 1 h" b2v_inst2|Add0~3 $end
$var wire 1 i" b2v_inst2|Add0~5 $end
$var wire 1 j" b2v_inst2|Add0~7 $end
$var wire 1 k" b2v_inst2|Add0~9 $end
$var wire 1 l" b2v_inst2|Add0~11 $end
$var wire 1 m" b2v_inst2|Add0~13 $end
$var wire 1 n" b2v_inst2|Add0~14_combout $end
$var wire 1 o" b2v_inst2|Mux16~1_combout $end
$var wire 1 p" b2v_inst2|Mux16~2_combout $end
$var wire 1 q" b2v_inst2|Add1~13 $end
$var wire 1 r" b2v_inst2|Add1~14_combout $end
$var wire 1 s" b2v_inst2|Mux16~3_combout $end
$var wire 1 t" b2v_inst2|Mux16~4_combout $end
$var wire 1 u" b2v_inst2|RX~61_combout $end
$var wire 1 v" b2v_inst2|RX~15_combout $end
$var wire 1 w" b2v_inst2|RX~16_combout $end
$var wire 1 x" b2v_inst2|Add0~12_combout $end
$var wire 1 y" b2v_inst2|RX~53_combout $end
$var wire 1 z" b2v_inst2|RX~54_combout $end
$var wire 1 {" b2v_inst2|RX[6]~5_combout $end
$var wire 1 |" b2v_inst2|RX~55_combout $end
$var wire 1 }" b2v_inst2|RX~56_combout $end
$var wire 1 ~" b2v_inst2|RX[1]~24_combout $end
$var wire 1 !# b2v_inst2|RX[1]~23_combout $end
$var wire 1 "# b2v_inst2|RX[1]~25_combout $end
$var wire 1 ## b2v_inst2|RX[1]~26_combout $end
$var wire 1 $# b2v_inst2|Add0~10_combout $end
$var wire 1 %# b2v_inst2|RX~47_combout $end
$var wire 1 &# b2v_inst2|RX~48_combout $end
$var wire 1 '# b2v_inst2|RX[5]~4_combout $end
$var wire 1 (# b2v_inst2|RX~49_combout $end
$var wire 1 )# b2v_inst2|RX~50_combout $end
$var wire 1 *# b2v_inst2|Add0~8_combout $end
$var wire 1 +# b2v_inst2|RX~41_combout $end
$var wire 1 ,# b2v_inst2|RX~42_combout $end
$var wire 1 -# b2v_inst2|RX[4]~3_combout $end
$var wire 1 .# b2v_inst2|RX~43_combout $end
$var wire 1 /# b2v_inst2|RX~44_combout $end
$var wire 1 0# b2v_inst2|Add0~6_combout $end
$var wire 1 1# b2v_inst2|RX~35_combout $end
$var wire 1 2# b2v_inst2|Add1~6_combout $end
$var wire 1 3# b2v_inst2|RX~33_combout $end
$var wire 1 4# b2v_inst2|RX~34_combout $end
$var wire 1 5# b2v_inst2|RX~36_combout $end
$var wire 1 6# b2v_inst2|RX[3]~2_combout $end
$var wire 1 7# b2v_inst2|RX~37_combout $end
$var wire 1 8# b2v_inst2|RX~38_combout $end
$var wire 1 9# b2v_inst2|Add0~4_combout $end
$var wire 1 :# b2v_inst2|RX~29_combout $end
$var wire 1 ;# b2v_inst2|Add1~4_combout $end
$var wire 1 <# b2v_inst2|RX~27_combout $end
$var wire 1 =# b2v_inst2|RX~28_combout $end
$var wire 1 ># b2v_inst2|RX~30_combout $end
$var wire 1 ?# b2v_inst2|RX[2]~1_combout $end
$var wire 1 @# b2v_inst2|R1~4_combout $end
$var wire 1 A# b2v_inst2|RX~31_combout $end
$var wire 1 B# b2v_inst2|R2~4_combout $end
$var wire 1 C# b2v_inst2|R3~4_combout $end
$var wire 1 D# b2v_inst2|RX~32_combout $end
$var wire 1 E# b2v_inst2|RY~22_combout $end
$var wire 1 F# b2v_inst2|RY~23_combout $end
$var wire 1 G# b2v_inst2|RY~36_combout $end
$var wire 1 H# b2v_inst2|R0~14_combout $end
$var wire 1 I# b2v_inst2|R0~15_combout $end
$var wire 1 J# b2v_inst2|Equal6~0_combout $end
$var wire 1 K# b2v_inst2|Equal6~1_combout $end
$var wire 1 L# b2v_inst2|PC[0]~10_combout $end
$var wire 1 M# b2v_inst2|IR[15]~1_combout $end
$var wire 1 N# b2v_inst2|IR[15]~2_combout $end
$var wire 1 O# b2v_inst2|R2~0_combout $end
$var wire 1 P# b2v_inst2|R2[0]~feeder_combout $end
$var wire 1 Q# b2v_inst2|R3~0_combout $end
$var wire 1 R# b2v_inst2|R1~0_combout $end
$var wire 1 S# b2v_inst2|RY~16_combout $end
$var wire 1 T# b2v_inst2|RY~17_combout $end
$var wire 1 U# b2v_inst2|RY~34_combout $end
$var wire 1 V# b2v_inst2|RX~7_combout $end
$var wire 1 W# b2v_inst2|RX~10_combout $end
$var wire 1 X# b2v_inst2|Mux7~0_combout $end
$var wire 1 Y# b2v_inst2|Mux7~1_combout $end
$var wire 1 Z# b2v_inst2|Mux23~1_combout $end
$var wire 1 [# b2v_inst2|Mux23~2_combout $end
$var wire 1 \# b2v_inst2|Add0~0_combout $end
$var wire 1 ]# b2v_inst2|Add1~0_combout $end
$var wire 1 ^# b2v_inst2|Mux23~0_combout $end
$var wire 1 _# b2v_inst2|Mux23~3_combout $end
$var wire 1 `# b2v_inst2|RX~13_combout $end
$var wire 1 a# b2v_inst2|RX~14_combout $end
$var wire 1 b# b2v_inst2|Add1~2_combout $end
$var wire 1 c# b2v_inst2|RX~62_combout $end
$var wire 1 d# b2v_inst2|RX~63_combout $end
$var wire 1 e# b2v_inst2|Add0~2_combout $end
$var wire 1 f# b2v_inst2|RX~18_combout $end
$var wire 1 g# b2v_inst2|RX~19_combout $end
$var wire 1 h# b2v_inst2|RX[1]~0_combout $end
$var wire 1 i# b2v_inst2|R2~3_combout $end
$var wire 1 j# b2v_inst2|RX~21_combout $end
$var wire 1 k# b2v_inst2|R3~3_combout $end
$var wire 1 l# b2v_inst2|R1~3_combout $end
$var wire 1 m# b2v_inst2|RX~22_combout $end
$var wire 1 n# b2v_inst2|RY~20_combout $end
$var wire 1 o# b2v_inst2|RY~21_combout $end
$var wire 1 p# b2v_inst2|RY~35_combout $end
$var wire 1 q# b2v_inst2|R0~12_combout $end
$var wire 1 r# b2v_inst2|R0~13_combout $end
$var wire 1 s# b2v_inst2|M_data_out[1]~feeder_combout $end
$var wire 1 t# b2v_inst2|M_data_out[0]~0_combout $end
$var wire 1 u# b2v_inst2|M_data_out[2]~feeder_combout $end
$var wire 1 v# b2v_inst2|M_data_out[3]~feeder_combout $end
$var wire 1 w# b2v_inst2|M_data_out[4]~feeder_combout $end
$var wire 1 x# b2v_inst2|M_data_out[5]~feeder_combout $end
$var wire 1 y# b2v_inst2|M_data_out[6]~feeder_combout $end
$var wire 1 z# b2v_inst2|M_data_out[7]~feeder_combout $end
$var wire 1 {# b2v_inst2|Mux75~0_combout $end
$var wire 1 |# b2v_inst2|M_addr[10]~2_combout $end
$var wire 1 }# b2v_inst2|M_addr[4]~13_combout $end
$var wire 1 ~# b2v_inst2|Mux66~0_combout $end
$var wire 1 !$ b2v_inst2|Mux46~1_combout $end
$var wire 1 "$ b2v_inst2|M_addr[0]~4_combout $end
$var wire 1 #$ b2v_inst2|M_addr[0]~5_combout $end
$var wire 1 $$ b2v_inst2|M_addr[0]~6_combout $end
$var wire 1 %$ b2v_inst2|M_addr[0]~3_combout $end
$var wire 1 &$ b2v_inst2|M_addr[0]~7_combout $end
$var wire 1 '$ b2v_inst2|M_addr[0]~8_combout $end
$var wire 1 ($ b2v_inst2|Mux73~0_combout $end
$var wire 1 )$ b2v_inst2|Equal3~0_combout $end
$var wire 1 *$ b2v_inst2|state[0]~1_combout $end
$var wire 1 +$ b2v_inst2|state[0]~2_combout $end
$var wire 1 ,$ b2v_inst2|Equal4~0_combout $end
$var wire 1 -$ b2v_inst2|state[0]~0_combout $end
$var wire 1 .$ b2v_inst2|state[0]~3_combout $end
$var wire 1 /$ b2v_inst2|step_counter[2]~0_combout $end
$var wire 1 0$ b2v_inst2|Mux46~3_combout $end
$var wire 1 1$ b2v_inst2|step_counter[2]~1_combout $end
$var wire 1 2$ b2v_inst2|step_counter[2]~2_combout $end
$var wire 1 3$ b2v_inst2|step_counter[2]~3_combout $end
$var wire 1 4$ b2v_inst2|step_counter[0]~4_combout $end
$var wire 1 5$ b2v_inst2|step_counter[1]~5_combout $end
$var wire 1 6$ b2v_inst2|step_counter[1]~6_combout $end
$var wire 1 7$ b2v_inst2|A[7]~0_combout $end
$var wire 1 8$ b2v_inst2|PC[0]~12_combout $end
$var wire 1 9$ b2v_inst2|PC[0]~11_combout $end
$var wire 1 :$ b2v_inst2|PC[0]~13_combout $end
$var wire 1 ;$ b2v_inst2|PC[0]~9 $end
$var wire 1 <$ b2v_inst2|PC[1]~14_combout $end
$var wire 1 =$ b2v_inst2|PC[1]~15 $end
$var wire 1 >$ b2v_inst2|PC[2]~16_combout $end
$var wire 1 ?$ b2v_inst2|PC[2]~17 $end
$var wire 1 @$ b2v_inst2|PC[3]~18_combout $end
$var wire 1 A$ b2v_inst2|PC[3]~19 $end
$var wire 1 B$ b2v_inst2|PC[4]~20_combout $end
$var wire 1 C$ b2v_inst2|Mux83~0_combout $end
$var wire 1 D$ b2v_inst2|Mux67~0_combout $end
$var wire 1 E$ b2v_inst2|Mux84~0_combout $end
$var wire 1 F$ b2v_inst2|Mux68~0_combout $end
$var wire 1 G$ b2v_inst2|Mux85~0_combout $end
$var wire 1 H$ b2v_inst2|Mux69~0_combout $end
$var wire 1 I$ b2v_inst2|Mux86~0_combout $end
$var wire 1 J$ b2v_inst2|Mux70~0_combout $end
$var wire 1 K$ b2v_inst2|Mux72~0_combout $end
$var wire 1 L$ b2v_inst2|Equal6~2_combout $end
$var wire 1 M$ b2v_inst2|IR[0]~3_combout $end
$var wire 1 N$ b2v_inst2|IR[0]~4_combout $end
$var wire 1 O$ b2v_inst2|Mux71~0_combout $end
$var wire 1 P$ b2v_inst2|R0~5_combout $end
$var wire 1 Q$ b2v_inst2|R0~6_combout $end
$var wire 1 R$ b2v_inst2|M_data_out[0]~feeder_combout $end
$var wire 1 S$ b2v_inst2|Mux74~0_combout $end
$var wire 1 T$ b2v_inst2|Mux47~0_combout $end
$var wire 1 U$ b2v_inst2|Mux47~1_combout $end
$var wire 1 V$ b2v_inst2|Mux47~2_combout $end
$var wire 1 W$ b2v_inst2|Mux45~3_combout $end
$var wire 1 X$ b2v_inst2|Mux46~0_combout $end
$var wire 1 Y$ b2v_inst2|Mux46~2_combout $end
$var wire 1 Z$ b2v_inst2|Mux46~4_combout $end
$var wire 1 [$ b2v_inst2|Mux45~1_combout $end
$var wire 1 \$ b2v_inst2|Equal8~0_combout $end
$var wire 1 ]$ b2v_inst2|Mux45~0_combout $end
$var wire 1 ^$ b2v_inst2|Mux45~2_combout $end
$var wire 1 _$ b2v_inst2|Write_read~q $end
$var wire 1 `$ b2v_inst2|Mux81~0_combout $end
$var wire 1 a$ b2v_inst2|PC[5]~23 $end
$var wire 1 b$ b2v_inst2|PC[6]~24_combout $end
$var wire 1 c$ b2v_inst2|Mux65~0_combout $end
$var wire 1 d$ b2v_inst2|PC[6]~25 $end
$var wire 1 e$ b2v_inst2|PC[7]~26_combout $end
$var wire 1 f$ b2v_inst2|Mux80~0_combout $end
$var wire 1 g$ b2v_inst2|Mux64~0_combout $end
$var wire 1 h$ b2v_inst2|Mux63~0_combout $end
$var wire 1 i$ b2v_inst2|M_addr[8]~10_combout $end
$var wire 1 j$ b2v_inst2|M_addr[8]~9_combout $end
$var wire 1 k$ b2v_inst2|M_addr[8]~11_combout $end
$var wire 1 l$ b2v_inst2|M_addr[8]~12_combout $end
$var wire 1 m$ b2v_inst2|Mux62~0_combout $end
$var wire 1 n$ b2v_inst2|Mux61~0_combout $end
$var wire 1 o$ b2v_inst2|Mux60~0_combout $end
$var wire 1 p$ b2v_inst2|R2 [7] $end
$var wire 1 q$ b2v_inst2|R2 [6] $end
$var wire 1 r$ b2v_inst2|R2 [5] $end
$var wire 1 s$ b2v_inst2|R2 [4] $end
$var wire 1 t$ b2v_inst2|R2 [3] $end
$var wire 1 u$ b2v_inst2|R2 [2] $end
$var wire 1 v$ b2v_inst2|R2 [1] $end
$var wire 1 w$ b2v_inst2|R2 [0] $end
$var wire 1 x$ b2v_inst2|M_data_out [7] $end
$var wire 1 y$ b2v_inst2|M_data_out [6] $end
$var wire 1 z$ b2v_inst2|M_data_out [5] $end
$var wire 1 {$ b2v_inst2|M_data_out [4] $end
$var wire 1 |$ b2v_inst2|M_data_out [3] $end
$var wire 1 }$ b2v_inst2|M_data_out [2] $end
$var wire 1 ~$ b2v_inst2|M_data_out [1] $end
$var wire 1 !% b2v_inst2|M_data_out [0] $end
$var wire 1 "% b2v_inst2|RY [7] $end
$var wire 1 #% b2v_inst2|RY [6] $end
$var wire 1 $% b2v_inst2|RY [5] $end
$var wire 1 %% b2v_inst2|RY [4] $end
$var wire 1 &% b2v_inst2|RY [3] $end
$var wire 1 '% b2v_inst2|RY [2] $end
$var wire 1 (% b2v_inst2|RY [1] $end
$var wire 1 )% b2v_inst2|RY [0] $end
$var wire 1 *% b2v_inst2|M_addr [11] $end
$var wire 1 +% b2v_inst2|M_addr [10] $end
$var wire 1 ,% b2v_inst2|M_addr [9] $end
$var wire 1 -% b2v_inst2|M_addr [8] $end
$var wire 1 .% b2v_inst2|M_addr [7] $end
$var wire 1 /% b2v_inst2|M_addr [6] $end
$var wire 1 0% b2v_inst2|M_addr [5] $end
$var wire 1 1% b2v_inst2|M_addr [4] $end
$var wire 1 2% b2v_inst2|M_addr [3] $end
$var wire 1 3% b2v_inst2|M_addr [2] $end
$var wire 1 4% b2v_inst2|M_addr [1] $end
$var wire 1 5% b2v_inst2|M_addr [0] $end
$var wire 1 6% b2v_inst2|IR [15] $end
$var wire 1 7% b2v_inst2|IR [14] $end
$var wire 1 8% b2v_inst2|IR [13] $end
$var wire 1 9% b2v_inst2|IR [12] $end
$var wire 1 :% b2v_inst2|IR [11] $end
$var wire 1 ;% b2v_inst2|IR [10] $end
$var wire 1 <% b2v_inst2|IR [9] $end
$var wire 1 =% b2v_inst2|IR [8] $end
$var wire 1 >% b2v_inst2|IR [7] $end
$var wire 1 ?% b2v_inst2|IR [6] $end
$var wire 1 @% b2v_inst2|IR [5] $end
$var wire 1 A% b2v_inst2|IR [4] $end
$var wire 1 B% b2v_inst2|IR [3] $end
$var wire 1 C% b2v_inst2|IR [2] $end
$var wire 1 D% b2v_inst2|IR [1] $end
$var wire 1 E% b2v_inst2|IR [0] $end
$var wire 1 F% b2v_inst2|R3 [7] $end
$var wire 1 G% b2v_inst2|R3 [6] $end
$var wire 1 H% b2v_inst2|R3 [5] $end
$var wire 1 I% b2v_inst2|R3 [4] $end
$var wire 1 J% b2v_inst2|R3 [3] $end
$var wire 1 K% b2v_inst2|R3 [2] $end
$var wire 1 L% b2v_inst2|R3 [1] $end
$var wire 1 M% b2v_inst2|R3 [0] $end
$var wire 1 N% b2v_inst2|state [2] $end
$var wire 1 O% b2v_inst2|state [1] $end
$var wire 1 P% b2v_inst2|state [0] $end
$var wire 1 Q% b2v_inst2|RX [7] $end
$var wire 1 R% b2v_inst2|RX [6] $end
$var wire 1 S% b2v_inst2|RX [5] $end
$var wire 1 T% b2v_inst2|RX [4] $end
$var wire 1 U% b2v_inst2|RX [3] $end
$var wire 1 V% b2v_inst2|RX [2] $end
$var wire 1 W% b2v_inst2|RX [1] $end
$var wire 1 X% b2v_inst2|RX [0] $end
$var wire 1 Y% b2v_inst2|step_counter [2] $end
$var wire 1 Z% b2v_inst2|step_counter [1] $end
$var wire 1 [% b2v_inst2|step_counter [0] $end
$var wire 1 \% b2v_inst2|PC [7] $end
$var wire 1 ]% b2v_inst2|PC [6] $end
$var wire 1 ^% b2v_inst2|PC [5] $end
$var wire 1 _% b2v_inst2|PC [4] $end
$var wire 1 `% b2v_inst2|PC [3] $end
$var wire 1 a% b2v_inst2|PC [2] $end
$var wire 1 b% b2v_inst2|PC [1] $end
$var wire 1 c% b2v_inst2|PC [0] $end
$var wire 1 d% b2v_inst3|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 e% b2v_inst3|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 f% b2v_inst3|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 g% b2v_inst3|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 h% b2v_inst3|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 i% b2v_inst3|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 j% b2v_inst3|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 k% b2v_inst3|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 l% b2v_inst2|A [7] $end
$var wire 1 m% b2v_inst2|A [6] $end
$var wire 1 n% b2v_inst2|A [5] $end
$var wire 1 o% b2v_inst2|A [4] $end
$var wire 1 p% b2v_inst2|A [3] $end
$var wire 1 q% b2v_inst2|A [2] $end
$var wire 1 r% b2v_inst2|A [1] $end
$var wire 1 s% b2v_inst2|A [0] $end
$var wire 1 t% b2v_inst2|R0 [7] $end
$var wire 1 u% b2v_inst2|R0 [6] $end
$var wire 1 v% b2v_inst2|R0 [5] $end
$var wire 1 w% b2v_inst2|R0 [4] $end
$var wire 1 x% b2v_inst2|R0 [3] $end
$var wire 1 y% b2v_inst2|R0 [2] $end
$var wire 1 z% b2v_inst2|R0 [1] $end
$var wire 1 {% b2v_inst2|R0 [0] $end
$var wire 1 |% b2v_inst2|R1 [7] $end
$var wire 1 }% b2v_inst2|R1 [6] $end
$var wire 1 ~% b2v_inst2|R1 [5] $end
$var wire 1 !& b2v_inst2|R1 [4] $end
$var wire 1 "& b2v_inst2|R1 [3] $end
$var wire 1 #& b2v_inst2|R1 [2] $end
$var wire 1 $& b2v_inst2|R1 [1] $end
$var wire 1 %& b2v_inst2|R1 [0] $end
$var wire 1 && b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 '& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 (& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 )& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 *& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 +& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 ,& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 -& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 .& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 /& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 0& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 1& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 2& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 3& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 4& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 5& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 6& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 7& b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
06
05
04
03
02
01
00
0/
0>
0=
0<
0;
0:
09
08
07
0F
0E
0D
0C
0B
0A
0@
0?
0N
0M
0L
0K
0J
0I
0H
0G
0V
0U
0T
0S
0R
0Q
0P
0O
0^
0]
0\
0[
0Z
0Y
0X
0W
0f
0e
0d
0c
0b
0a
0`
0_
0g
0h
0k
0j
0i
xl
0m
1n
xo
1p
1q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
1b!
1c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
1k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
19"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
1h"
0i"
1j"
0k"
1l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
1!#
1"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
13#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
1K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
1}#
0~#
0!$
0"$
1#$
1$$
0%$
0&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
0.$
0/$
10$
01$
02$
13$
14$
15$
06$
07$
08$
09$
0:$
0;$
0<$
1=$
0>$
0?$
0@$
1A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
1a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
1i$
0j$
1k$
0l$
0m$
0n$
0o$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0P%
0O%
0N%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0[%
0Z%
zY%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
$end
#10000
1!
1^!
1_!
0l
1[%
17$
16$
05$
1+$
0##
0/"
1}!
0m!
1h!
1l$
1'$
0w"
1j!
06$
1.$
1P$
1q#
1H#
1!"
0~!
1Q$
1r#
1I#
1""
0P$
0q#
0H#
0!"
0Q$
0r#
0I#
0""
#20000
0!
0^!
0_!
1l
#30000
1!
1^!
1_!
0l
1i!
1P%
0X$
0+$
1!$
0~"
0."
1l!
0j!
0g!
0k$
1U$
0.$
1v"
1$"
1[!
1k
1.$
0l$
0'$
0U"
1n!
1w"
1a"
#40000
0!
0^!
0_!
1l
#50000
1!
1^!
1_!
0l
0i!
1X$
03$
1+$
1~"
0w"
1."
0l!
1g!
15$
04$
0.$
1U"
0n!
16$
0a"
#60000
0!
0^!
0_!
1l
#70000
1!
1^!
1_!
0l
1Z%
0[%
1i!
0P%
07$
06$
0+$
1'"
0}!
0h!
0X$
18$
13$
1w"
1l!
0g!
1k$
0U$
1.$
0v"
0$"
0[!
0k
0w"
0.$
1~!
#80000
0!
0^!
0_!
1l
#90000
1!
1^!
1_!
0l
0Z%
14$
1##
1/"
0'"
1m!
1w"
#100000
0!
0^!
0_!
1l
#110000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1q#
1M#
1H#
1!"
0~!
1Q$
1r#
1N$
1N#
1I#
1""
0P$
0q#
0H#
0!"
0Q$
0r#
0I#
0""
#120000
0!
0^!
0_!
1l
#130000
1!
1^!
1_!
0l
0i!
1c%
1X$
08$
1+$
0!$
0l!
1j!
1g!
1O$
1;$
0a!
13!
1F
0:$
1.$
1l$
1'$
0M#
1<$
0N$
0N#
#140000
0!
0^!
0_!
1l
#150000
1!
1^!
1_!
0l
1i!
15%
1P%
0X$
0+$
1!$
0~"
0."
1l!
0j!
0g!
0k$
1U$
0.$
1v"
1$"
1u
1[!
1.
1k
1.$
0l$
0'$
0U"
1n!
1w"
1a"
#160000
0!
0^!
0_!
1l
#170000
1!
1^!
1_!
0l
0i!
1X$
03$
1+$
1~"
0w"
1."
0l!
1g!
15$
04$
0.$
1U"
0n!
16$
0a"
#180000
0!
0^!
0_!
1l
#190000
1!
1^!
1_!
0l
1Z%
0[%
1i!
17&
15&
13&
1k%
1i%
1g%
0P%
07$
06$
0+$
1'"
0}!
0h!
0X$
18$
13$
1w"
1l!
0g!
1t!
1v!
1{#
1k$
0U$
1.$
0v"
0$"
1+!
1-!
1/!
0[!
1>
1<
1:
0k
0w"
0.$
1~!
#200000
0!
0^!
0_!
1l
#210000
1!
1^!
1_!
0l
0Z%
14$
1##
1/"
0'"
1m!
1w"
#220000
0!
0^!
0_!
1l
#230000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1q#
1M#
1H#
1!"
0~!
1Q$
1r#
1N$
1N#
1I#
1""
0P$
0q#
0H#
0!"
0Q$
0r#
0I#
0""
#240000
0!
0^!
0_!
1l
#250000
1!
1^!
1_!
0l
19%
1;%
1=%
0i!
1b%
0c%
1d#
0c#
1=#
0<#
14#
03#
1s"
0f"
1T"
0Q"
1I"
0F"
1>"
08"
0k!
1H#
1#"
1{!
1P$
13"
1X$
08$
1+$
0!$
0l!
1j!
1g!
1J$
0=$
0<$
0O$
0;$
1a!
14!
03!
1E
0F
0d#
0=#
04#
0T"
0I"
0>"
1I#
1Q$
0:$
1.$
1l$
1'$
0M#
1>$
1=$
1<$
0N$
0N#
0>$
#260000
0!
0^!
0_!
1l
#270000
1!
1^!
1_!
0l
1i!
05%
14%
1P%
0X$
0+$
1!$
0~"
0."
1%"
1l!
0j!
0g!
0k$
1U$
0.$
1v"
1$"
0u
1v
1[!
0.
1-
1k
1.$
0l$
0'$
0&"
0U"
1n!
1w"
1'"
1a"
#280000
0!
0^!
0_!
1l
#290000
1!
1^!
1_!
0l
0i!
1{%
1y%
1X$
03$
1+$
1~"
0w"
1."
0%"
0l!
1g!
1R$
0J#
1u#
1;!
1=!
1N
1L
15$
04$
0.$
1&"
1U"
0n!
0L$
16$
0'"
0a"
#300000
0!
0^!
0_!
1l
#310000
1!
1^!
1_!
0l
1Z%
0[%
1i!
07&
03&
12&
0k%
0g%
1f%
0P%
07$
06$
0+$
0}!
1|!
0h!
0X$
18$
13$
1w"
1%"
1l!
0g!
0t!
0{#
1S$
1k$
0U$
1.$
0v"
0$"
0+!
0/!
10!
0[!
0>
0:
19
0k
0w"
0.$
0P$
0H#
0Q$
0I#
#320000
0!
0^!
0_!
1l
#330000
1!
1^!
1_!
0l
0Z%
14$
1##
1/"
0|!
1m!
1w"
#340000
0!
0^!
0_!
1l
#350000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1M#
1H#
1Q$
1N$
1N#
1I#
#360000
0!
0^!
0_!
1l
#370000
1!
1^!
1_!
0l
18%
09%
0=%
0i!
1c%
1[#
0!#
0%"
1o!
1k!
0P$
1S#
1E#
03"
0#"
1X$
08$
1+$
0!$
0l!
1j!
1g!
1O$
1;$
0a!
13!
1F
0Q$
1T#
1F#
0:$
1.$
1l$
1'$
0M#
0=$
0<$
0N$
0N#
1>$
#380000
0!
0^!
0_!
1l
#390000
1!
1^!
1_!
0l
1i!
15%
1P%
0X$
0+$
1!$
0~"
0."
1l!
0j!
0g!
0k$
1U$
0.$
1v"
1$"
1u
1[!
1.
1k
1.$
0l$
0'$
0"#
0U"
1n!
1w"
1##
1a"
#400000
0!
0^!
0_!
1l
#410000
1!
1^!
1_!
0l
0i!
1X$
03$
1+$
1~"
0w"
1."
0l!
1g!
15$
04$
0.$
1"#
1U"
0n!
16$
0##
0a"
#420000
0!
0^!
0_!
1l
#430000
1!
1^!
1_!
0l
1Z%
0[%
1i!
05&
13&
02&
11&
10&
0i%
1g%
0f%
1e%
1d%
0P%
07$
06$
0+$
1'"
0}!
1|!
0h!
0X$
18$
13$
1w"
1l!
0g!
0v!
1{#
0S$
1($
1K$
1k$
0U$
1.$
0v"
0$"
0-!
1/!
00!
11!
12!
0[!
0<
1:
09
18
17
0k
0w"
0.$
0H#
1~!
0I#
#440000
0!
0^!
0_!
1l
#450000
1!
1^!
1_!
0l
0Z%
0{%
0y%
14$
1U#
1G#
1##
1/"
0'"
0|!
1m!
0R$
0S#
1J#
0u#
0E#
0;!
0=!
0N
0L
1w"
0T#
1L$
0F#
0U#
0G#
#460000
0!
0^!
0_!
1l
#470000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1q#
1M#
1H#
1!"
0~!
1Q$
1r#
1N$
1N#
1I#
1""
0P$
0q#
0!"
0Q$
0r#
0""
#480000
0!
0^!
0_!
1l
#490000
1!
1^!
1_!
0l
08%
16%
17%
19%
0;%
0i!
1a%
0b%
0c%
1j$
1T$
1M$
1/$
1"$
1!#
1s!
0k!
0H#
0{!
1X$
08$
1+$
0!$
0l!
1j!
1g!
1H$
1?$
0>$
0J$
1=$
1<$
0O$
0;$
1a!
15!
04!
03!
1D
0E
0F
11$
1f#
1:#
11#
1+#
1%#
1y"
0I#
0:$
1.$
1l$
1'$
0M#
1@$
0?$
1>$
0<$
0N$
0N#
0@$
#500000
0!
0^!
0_!
1l
#510000
1!
1^!
1_!
0l
1i!
05%
04%
13%
1P%
0X$
0+$
1!$
0~"
0."
1%"
1l!
0j!
0g!
1U$
0.$
1v"
0u
0v
1w
1[!
0.
0-
1,
1k
1.$
0l$
0'$
0U"
1n!
1w"
#520000
0!
0^!
0_!
1l
#530000
1!
1^!
1_!
0l
0i!
1X$
1V$
1+$
1~"
0w"
1."
0%"
0l!
1g!
0.$
1U"
0n!
#540000
0!
0^!
0_!
1l
#550000
1!
1^!
1_!
0l
1i!
17&
16&
15&
14&
01&
00&
1k%
1j%
1i%
1h%
0e%
0d%
1O%
0P%
0X$
0+$
1%$
0~"
1w"
1%"
1l!
0g!
1`!
1I$
1G$
1E$
0($
0K$
0U$
1C$
1|#
0{#
0!#
1k!
1.$
1+!
1,!
1-!
1.!
01!
02!
1\!
0[!
1>
1=
1<
1;
08
07
1j
0k
0.$
1l$
1&$
1M#
1c"
0U"
0}#
1'$
1N$
0H$
#560000
0!
0^!
0_!
1l
#570000
1!
1^!
1_!
0l
1E%
1D%
1C%
1B%
1A%
0i!
03%
1O$
1J$
1H$
1F$
1D$
1X$
18$
1+$
0%$
1t#
1~"
0w"
0%"
0l!
1g!
0w
0,
1:$
1.$
0l$
0&$
0M#
0c"
1U"
0'$
0N$
#580000
0!
0^!
0_!
1l
#590000
1!
1^!
1_!
0l
1i!
1c%
1P%
1[$
0X$
0+$
1%$
0t#
1w"
1%"
1l!
0g!
1;$
0a!
1W$
1U$
0:$
0.$
0|#
0v"
13!
1[!
1F
1k
1.$
1l$
1&$
1<$
1}#
0w"
1'$
0J$
0F$
0D$
#600000
0!
0^!
0_!
1l
#610000
1!
1^!
1_!
0l
0i!
07&
06&
05&
04&
03&
0k%
0j%
0i%
0h%
0g%
15%
13%
0[$
1X$
0V$
08$
1+$
0%$
0%"
0l!
1g!
0`!
0I$
0G$
0E$
0C$
0+!
0,!
0-!
0.!
0/!
1u
1w
0>
0=
0<
0;
0:
1.
1,
1Z$
0.$
0l$
0&$
0'$
#620000
0!
0^!
0_!
1l
#630000
1!
1^!
1_!
0l
1i!
1N%
0O%
0P%
1[$
1Y$
0X$
18$
0+$
1%"
0g!
0U$
07$
12$
1$"
1~!
0W$
1!#
0k!
1.$
1]!
0\!
0[!
1i
0j
0k
0.$
0&"
1P$
1q#
1H#
1!"
1'"
#640000
0!
0^!
0_!
1l
#650000
1!
1^!
1_!
0l
0i!
15&
13&
10&
1i%
1g%
1d%
0[$
0Y$
08$
03$
0!$
0%"
1g!
1I#
1v!
1{#
1K$
1-!
1/!
12!
1<
1:
17
0Z$
15$
04$
1&"
0'"
#660000
0!
0^!
0_!
1l
#670000
1!
1^!
1_!
0l
0[%
1i!
0N%
14$
1##
1/"
0}!
1m!
0h!
18$
13$
1!$
1%"
1l!
0g!
02$
0$"
0~!
0]!
0i
0P$
0q#
0H#
0!"
1~!
1w"
1Q$
1r#
1""
0Q$
0r#
0I#
0""
#680000
0!
0^!
0_!
1l
#690000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1q#
1M#
1H#
1!"
0~!
1Q$
1r#
1N$
1N#
1I#
1""
0P$
0q#
0H#
0!"
0Q$
0r#
0I#
0""
#700000
0!
0^!
0_!
1l
#710000
1!
1^!
1_!
0l
0E%
0D%
0C%
0B%
0A%
07%
1;%
0i!
1b%
0c%
0O$
1J$
0j$
0T$
0M$
0/$
0"$
0[#
0!#
0o!
1H#
1{!
1X$
08$
1+$
0!$
0%"
0l!
1j!
1g!
0=$
0<$
0;$
1a!
14!
03!
1E
0F
01$
1I#
0:$
1.$
1l$
1'$
0M#
1?$
0>$
1=$
1<$
0N$
0N#
1@$
0?$
1>$
0@$
#720000
0!
0^!
0_!
1l
#730000
1!
1^!
1_!
0l
1i!
05%
14%
1P%
0X$
0+$
1!$
0~"
0."
1%"
1l!
0j!
0g!
0k$
1U$
0.$
1v"
0u
1v
1[!
0.
1-
1k
1.$
0l$
0'$
0"#
0U"
1n!
1w"
1##
#740000
0!
0^!
0_!
1l
#750000
1!
1^!
1_!
0l
0i!
1X$
03$
1+$
1~"
0w"
1."
0%"
0l!
1g!
15$
04$
0.$
1"#
1U"
0n!
16$
0##
#760000
0!
0^!
0_!
1l
#770000
1!
1^!
1_!
0l
1Z%
0[%
1i!
17&
05&
12&
00&
1k%
0i%
1f%
0d%
0P%
07$
06$
0+$
1'"
0}!
1|!
0h!
0X$
18$
13$
1w"
1%"
1l!
0g!
1t!
0v!
1S$
0K$
1k$
0U$
1.$
0v"
1+!
0-!
10!
02!
0[!
1>
0<
19
07
0k
0w"
0.$
0H#
1~!
0I#
#780000
0!
0^!
0_!
1l
#790000
1!
1^!
1_!
0l
0Z%
14$
1##
1/"
0'"
0|!
1m!
1w"
#800000
0!
0^!
0_!
1l
#810000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1q#
1M#
1H#
1!"
0~!
1Q$
1r#
1N$
1N#
1I#
1""
0P$
0q#
0!"
0Q$
0r#
0""
#820000
0!
0^!
0_!
1l
#830000
1!
1^!
1_!
0l
18%
06%
0;%
1=%
0i!
1c%
1M$
1,$
1Z#
0%"
1o!
0f#
0:#
01#
0+#
0%#
0y"
0s!
0H#
1P$
13"
1X$
08$
1+$
0!$
0l!
1j!
1g!
1O$
1;$
0a!
13!
1F
0I#
1Q$
0:$
1.$
1l$
1'$
0M#
0=$
0<$
0N$
0N#
1?$
0>$
1@$
#840000
0!
0^!
0_!
1l
#850000
1!
1^!
1_!
0l
1i!
15%
1P%
0X$
0+$
1!$
0~"
0."
1l!
0j!
0g!
0k$
1U$
0.$
1v"
1$"
1u
1[!
1.
1k
1.$
0l$
0'$
0"#
0U"
1n!
1w"
1##
1a"
#860000
0!
0^!
0_!
1l
#870000
1!
1^!
1_!
0l
0i!
1X$
03$
1+$
1~"
0w"
1."
0l!
1g!
15$
04$
0.$
1"#
1U"
0n!
16$
0##
0a"
#880000
0!
0^!
0_!
1l
#890000
1!
1^!
1_!
0l
1Z%
0[%
1i!
07&
03&
11&
10&
0k%
0g%
1e%
1d%
0P%
07$
06$
0+$
1'"
0}!
1|!
0h!
0X$
18$
13$
1w"
1l!
0g!
0t!
0{#
1($
1K$
1k$
0U$
1.$
0v"
0$"
0+!
0/!
11!
12!
0[!
0>
0:
18
17
0k
0w"
0.$
0P$
0Q$
#900000
0!
0^!
0_!
1l
#910000
1!
1^!
1_!
0l
0Z%
14$
1##
1/"
0'"
0|!
1m!
1w"
#920000
0!
0^!
0_!
1l
#930000
1!
1^!
1_!
0l
1[%
17$
16$
05$
0##
0/"
1}!
0m!
1h!
1:$
0w"
06$
1P$
1M#
1Q$
1N$
1N#
#940000
0!
0^!
0_!
1l
#950000
1!
1^!
1_!
0l
16%
17%
09%
0=%
0i!
1`%
0a%
0b%
0c%
0i$
1\$
1T$
1/$
1-$
1"$
1!#
1j$
0Z#
0,$
0P$
03"
0{!
1X$
08$
1+$
0!$
0l!
1j!
1g!
1F$
0A$
0@$
0H$
0?$
1>$
0J$
1=$
1<$
0O$
0;$
1a!
16!
05!
04!
03!
1C
0D
0E
0F
11$
1.$
0-$
0Q$
0:$
1l$
1'$
0M#
1B$
1A$
1@$
0>$
0<$
0N$
0N#
0B$
#960000
0!
0^!
0_!
1l
#970000
1!
1^!
1_!
0l
1i!
05%
04%
03%
12%
1P%
0X$
0+$
1!$
0~"
0."
1l!
0j!
0g!
1U$
0.$
1v"
0u
0v
0w
1x
1[!
0.
0-
0,
1+
1k
1.$
0l$
0'$
0U"
1n!
1w"
#980000
0!
0^!
0_!
1l
#990000
1!
1^!
1_!
0l
0i!
1X$
1V$
1+$
1~"
0w"
1."
0l!
1g!
0.$
1U"
0n!
#1000000
