Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_freq_div_func_synth xil_defaultlib.tb_freq_div -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'freq_div' does not have generic 'ndiv' [J:/Kody/vhdl/IUP_Laby/VGA_3/VGA_3.srcs/sim_1/new/tb_freq_div.vhd:42]
ERROR: [VRFC 10-3290] entity port 'q_out' does not match with type natural of component port [J:/Kody/vhdl/IUP_Laby/VGA_3/VGA_3.srcs/sim_1/new/tb_freq_div.vhd:49]
ERROR: [VRFC 10-666] expression has 11 elements; expected 4 [J:/Kody/vhdl/IUP_Laby/VGA_3/VGA_3.srcs/sim_1/new/tb_freq_div.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_freq_div in library work failed.
