$date
	Mon Sep  8 17:14:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bitwise_ops $end
$var wire 4 ! xor_xy [3:0] $end
$var wire 4 " xnor_xy [3:0] $end
$var wire 4 # or_xy [3:0] $end
$var wire 4 $ not_x [3:0] $end
$var wire 4 % and_xy [3:0] $end
$var reg 4 & x [3:0] $end
$var reg 4 ' y [3:0] $end
$scope module uut $end
$var wire 4 ( and_xy [3:0] $end
$var wire 4 ) not_x [3:0] $end
$var wire 4 * or_xy [3:0] $end
$var wire 4 + x [3:0] $end
$var wire 4 , xnor_xy [3:0] $end
$var wire 4 - xor_xy [3:0] $end
$var wire 4 . y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b1111 ,
b0 +
b0 *
b1111 )
b0 (
b0 '
b0 &
b0 %
b1111 $
b0 #
b1111 "
b0 !
$end
#10000
b1110 $
b1110 )
b1 %
b1 (
b11 #
b11 *
b10 !
b10 -
b1101 "
b1101 ,
b11 '
b11 .
b1 &
b1 +
#20000
b1010 $
b1010 )
b111 #
b111 *
b110 !
b110 -
b1001 "
b1001 ,
b101 &
b101 +
#30000
b0 $
b0 )
b101 %
b101 (
b1111 #
b1111 *
b1010 !
b1010 -
b101 "
b101 ,
b101 '
b101 .
b1111 &
b1111 +
#40000
b101 $
b101 )
b0 %
b0 (
b1111 !
b1111 -
b0 "
b0 ,
b1010 &
b1010 +
#55000
