;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @1
	SUB -207, <-120
	SLT 12, @10
	SUB @13, 0
	SUB 0, -0
	SUB @127, 106
	CMP 230, -60
	CMP 230, 60
	SLT 12, @10
	SUB @0, 0
	SUB 31, 200
	SUB #1, <-1
	SUB @127, 106
	ADD 130, 0
	MOV -3, <-0
	SLT 121, 10
	CMP @900, 0
	SUB #12, @1
	SUB 123, 106
	SUB 0, -2
	SLT 0, -0
	SUB 1, 0
	MOV -1, <-20
	SUB -0, 12
	SUB @13, 0
	SUB @93, 0
	SUB @13, 0
	MOV -7, <-20
	MOV -1, <-20
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-20
	CMP @127, 106
	SLT 121, 10
	SUB @13, 0
	SUB @127, 106
	MOV -1, <-20
	SLT 321, 1
	SPL -700, -600
	SPL 0, <753
	SUB #72, @201
	MOV -7, <-20
	JMP @72, #201
	CMP 121, 100
	CMP -207, <-120
	SPL 0, <753
	CMP -207, <-120
