

================================================================
== Vivado HLS Report for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'
================================================================
* Date:           Thu Nov 14 17:15:26 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       72|     -|
|Register             |        -|      -|       65|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       65|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_return_0          |   9|          2|   16|         32|
    |ap_return_1          |   9|          2|   16|         32|
    |ap_return_2          |   9|          2|   16|         32|
    |ap_return_3          |   9|          2|   16|         32|
    |data_in_0_V_V_blk_n  |   9|          2|    1|          2|
    |data_in_1_V_V_blk_n  |   9|          2|    1|          2|
    |data_in_2_V_V_blk_n  |   9|          2|    1|          2|
    |data_in_3_V_V_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  72|         16|   68|        136|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_return_0_preg  |  16|   0|   16|          0|
    |ap_return_1_preg  |  16|   0|   16|          0|
    |ap_return_2_preg  |  16|   0|   16|          0|
    |ap_return_3_preg  |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  65|   0|   65|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_done                | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_return_0            | out |   16| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_return_1            | out |   16| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_return_2            | out |   16| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|ap_return_3            | out |   16| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|data_in_0_V_V_blk_n    | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|data_in_1_V_V_blk_n    | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|data_in_2_V_V_blk_n    | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|data_in_3_V_V_blk_n    | out |    1| ap_ctrl_hs | read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> | return value |
|data_in_0_V_V_dout     |  in |   16|   ap_fifo  |                  data_in_0_V_V                 |    pointer   |
|data_in_0_V_V_empty_n  |  in |    1|   ap_fifo  |                  data_in_0_V_V                 |    pointer   |
|data_in_0_V_V_read     | out |    1|   ap_fifo  |                  data_in_0_V_V                 |    pointer   |
|data_in_1_V_V_dout     |  in |   16|   ap_fifo  |                  data_in_1_V_V                 |    pointer   |
|data_in_1_V_V_empty_n  |  in |    1|   ap_fifo  |                  data_in_1_V_V                 |    pointer   |
|data_in_1_V_V_read     | out |    1|   ap_fifo  |                  data_in_1_V_V                 |    pointer   |
|data_in_2_V_V_dout     |  in |   16|   ap_fifo  |                  data_in_2_V_V                 |    pointer   |
|data_in_2_V_V_empty_n  |  in |    1|   ap_fifo  |                  data_in_2_V_V                 |    pointer   |
|data_in_2_V_V_read     | out |    1|   ap_fifo  |                  data_in_2_V_V                 |    pointer   |
|data_in_3_V_V_dout     |  in |   16|   ap_fifo  |                  data_in_3_V_V                 |    pointer   |
|data_in_3_V_V_empty_n  |  in |    1|   ap_fifo  |                  data_in_3_V_V                 |    pointer   |
|data_in_3_V_V_read     | out |    1|   ap_fifo  |                  data_in_3_V_V                 |    pointer   |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.45ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_in_0_V_V)" [firmware/nnet_utils/nnet_multiheadattention.h:42]   --->   Operation 6 'read' 'tmp_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.45ns)   --->   "%tmp_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_in_1_V_V)" [firmware/nnet_utils/nnet_multiheadattention.h:42]   --->   Operation 7 'read' 'tmp_V_1' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.45ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_in_2_V_V)" [firmware/nnet_utils/nnet_multiheadattention.h:42]   --->   Operation 8 'read' 'tmp_V_2' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.45ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_in_3_V_V)" [firmware/nnet_utils/nnet_multiheadattention.h:42]   --->   Operation 9 'read' 'tmp_V_3' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %tmp_V, 0" [firmware/nnet_utils/nnet_multiheadattention.h:44]   --->   Operation 10 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %tmp_V_1, 1" [firmware/nnet_utils/nnet_multiheadattention.h:44]   --->   Operation 11 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %tmp_V_2, 2" [firmware/nnet_utils/nnet_multiheadattention.h:44]   --->   Operation 12 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %tmp_V_3, 3" [firmware/nnet_utils/nnet_multiheadattention.h:44]   --->   Operation 13 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [firmware/nnet_utils/nnet_multiheadattention.h:44]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
tmp_V             (read         ) [ 00]
tmp_V_1           (read         ) [ 00]
tmp_V_2           (read         ) [ 00]
tmp_V_3           (read         ) [ 00]
mrv               (insertvalue  ) [ 00]
mrv_1             (insertvalue  ) [ 00]
mrv_2             (insertvalue  ) [ 00]
mrv_3             (insertvalue  ) [ 00]
ret_ln44          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="tmp_V_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="16" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_V_1_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_V_2_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_V_3_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mrv_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mrv_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mrv_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mrv_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="20" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="20" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="24" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="30" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="36" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="42" pin="2"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in_0_V_V | {}
	Port: data_in_1_V_V | {}
	Port: data_in_2_V_V | {}
	Port: data_in_3_V_V | {}
 - Input state : 
	Port: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> : data_in_0_V_V | {1 }
	Port: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> : data_in_1_V_V | {1 }
	Port: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> : data_in_2_V_V | {1 }
	Port: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> : data_in_3_V_V | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		ret_ln44 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|
| Operation|   Functional Unit  |
|----------|--------------------|
|          |  tmp_V_read_fu_24  |
|   read   | tmp_V_1_read_fu_30 |
|          | tmp_V_2_read_fu_36 |
|          | tmp_V_3_read_fu_42 |
|----------|--------------------|
|          |      mrv_fu_48     |
|insertvalue|     mrv_1_fu_54    |
|          |     mrv_2_fu_60    |
|          |     mrv_3_fu_66    |
|----------|--------------------|
|   Total  |                    |
|----------|--------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
