#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Feb  3 20:02:39 2020
# Process ID: 32742
# Log file: /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper.vdi
# Journal file: /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source led_sw_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.531 ; gain = 452.508 ; free physical = 2040 ; free virtual = 5865
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0_board.xdc] for cell 'led_sw_i/sws/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0_board.xdc] for cell 'led_sw_i/sws/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0.xdc] for cell 'led_sw_i/sws/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0.xdc] for cell 'led_sw_i/sws/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2_board.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2_board.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'clock_rtl', please type 'create_clock -help' for usage info. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:4]
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.531 ; gain = 712.379 ; free physical = 2052 ; free virtual = 5862
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1665.547 ; gain = 3.012 ; free physical = 2048 ; free virtual = 5858
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f6e3482d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1670.547 ; gain = 0.000 ; free physical = 2047 ; free virtual = 5857

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 284 cells.
Phase 2 Constant Propagation | Checksum: 24a4280bb

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1670.547 ; gain = 0.000 ; free physical = 2047 ; free virtual = 5857

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1286 unconnected nets.
INFO: [Opt 31-11] Eliminated 4458 unconnected cells.
Phase 3 Sweep | Checksum: 1660fb5c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.547 ; gain = 0.000 ; free physical = 2046 ; free virtual = 5856

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1670.547 ; gain = 0.000 ; free physical = 2046 ; free virtual = 5856
Ending Logic Optimization Task | Checksum: 1660fb5c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.547 ; gain = 0.000 ; free physical = 2046 ; free virtual = 5856
Implement Debug Cores | Checksum: 163b7b898
Logic Optimization | Checksum: 163b7b898

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1660fb5c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1677.547 ; gain = 0.000 ; free physical = 2010 ; free virtual = 5820
Ending Power Optimization Task | Checksum: 1660fb5c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1677.547 ; gain = 7.000 ; free physical = 2010 ; free virtual = 5820
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1709.562 ; gain = 0.000 ; free physical = 2008 ; free virtual = 5819
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: da8d292d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1709.566 ; gain = 0.000 ; free physical = 2001 ; free virtual = 5812

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1709.566 ; gain = 0.000 ; free physical = 2001 ; free virtual = 5812
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1709.566 ; gain = 0.000 ; free physical = 2001 ; free virtual = 5812

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a769a6a4

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1709.566 ; gain = 0.000 ; free physical = 2001 ; free virtual = 5812
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a769a6a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 2001 ; free virtual = 5812

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a769a6a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 2001 ; free virtual = 5812

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: b83de61c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 2001 ; free virtual = 5812
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a5e262e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 2001 ; free virtual = 5812

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 117171fe9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 2001 ; free virtual = 5812
Phase 2.2.1 Place Init Design | Checksum: 165469e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 1999 ; free virtual = 5811
Phase 2.2 Build Placer Netlist Model | Checksum: 165469e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 1999 ; free virtual = 5811

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 165469e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 1999 ; free virtual = 5811
Phase 2.3 Constrain Clocks/Macros | Checksum: 165469e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 1999 ; free virtual = 5811
Phase 2 Placer Initialization | Checksum: 165469e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.562 ; gain = 8.996 ; free physical = 1999 ; free virtual = 5811

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 137567438

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 137567438

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: f9e934eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12748e9ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 12748e9ba

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 8118ed9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 155859ac7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5803

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 545a9837

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 545a9837

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 545a9837

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 545a9837

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 4.6 Small Shape Detail Placement | Checksum: 545a9837

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 545a9837

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 4 Detail Placement | Checksum: 545a9837

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 116af0469

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 116af0469

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.454. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1a5118718

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 5.2.2 Post Placement Optimization | Checksum: 1a5118718

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 5.2 Post Commit Optimization | Checksum: 1a5118718

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1a5118718

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1a5118718

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1a5118718

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 5.5 Placer Reporting | Checksum: 1a5118718

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 15a753050

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 15a753050

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
Ending Placer Task | Checksum: 8090b158

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.570 ; gain = 25.004 ; free physical = 1991 ; free virtual = 5802
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.570 ; gain = 25.008 ; free physical = 1991 ; free virtual = 5802
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1734.570 ; gain = 0.000 ; free physical = 1986 ; free virtual = 5802
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1734.570 ; gain = 0.000 ; free physical = 1983 ; free virtual = 5796
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1734.570 ; gain = 0.000 ; free physical = 1983 ; free virtual = 5796
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1734.570 ; gain = 0.000 ; free physical = 1983 ; free virtual = 5796
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4ff7d954

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1737.559 ; gain = 2.988 ; free physical = 2048 ; free virtual = 5862

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4ff7d954

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1742.559 ; gain = 7.988 ; free physical = 2048 ; free virtual = 5862

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4ff7d954

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.559 ; gain = 21.988 ; free physical = 2034 ; free virtual = 5848
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20662c799

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.559 ; gain = 31.988 ; free physical = 2024 ; free virtual = 5837
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.462  | TNS=0.000  | WHS=-0.192 | THS=-24.638|

Phase 2 Router Initialization | Checksum: 1d302846e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1766.559 ; gain = 31.988 ; free physical = 2024 ; free virtual = 5837

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 211eba831

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 294
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13e085829

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.389  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1754c64d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818
Phase 4 Rip-up And Reroute | Checksum: 1754c64d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17c932d86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.504  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17c932d86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c932d86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818
Phase 5 Delay and Skew Optimization | Checksum: 17c932d86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1ba3c7208

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.504  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 18b8fb84d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2004 ; free virtual = 5818

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.78674 %
  Global Horizontal Routing Utilization  = 2.26769 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 250a8522f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2004 ; free virtual = 5818

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 250a8522f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2004 ; free virtual = 5818

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 207445865

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.504  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 207445865

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1778.555 ; gain = 43.984 ; free physical = 2005 ; free virtual = 5818

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1778.672 ; gain = 44.102 ; free physical = 2003 ; free virtual = 5816
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1794.562 ; gain = 0.000 ; free physical = 1997 ; free virtual = 5816
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
source /home/clvrpny/ecen449/lab02/sources/tclpre.tcl
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_sw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2084.238 ; gain = 257.645 ; free physical = 1697 ; free virtual = 5515
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 20:03:47 2020...
