// Seed: 1856951632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17;
  id_18(
      .id_0("" & ~id_17),
      .id_1(),
      .id_2(id_12),
      .id_3(1),
      .id_4(id_9),
      .id_5(id_15),
      .id_6(1),
      .id_7(id_16),
      .id_8(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_6;
  module_0(
      id_2, id_1, id_4, id_2, id_2, id_4, id_5, id_5, id_4, id_2, id_5, id_2, id_2, id_2, id_4, id_5
  );
  wor id_7;
  assign id_7 = 1;
  wire  id_8;
  uwire id_9;
  assign id_9#(
      .id_7(id_6),
      .id_2(~1),
      .id_6(id_3)
  ) = 1'b0;
endmodule
