timestamp 1385973486
version 7.5
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use 2to1mux 2to1mux_0 1 0 37 0 1 60
use reg1 reg1_0 1 0 25 0 1 6
use addsub1 addsub1_0 1 0 77 0 1 -139
use real21mux real21mux_0 1 0 16 0 1 -465
use mux1 mux1_0 1 0 -84 0 1 -793
use shift1 shift1_0 1 0 101 0 1 -902
use reg1 reg1_1 1 0 71 0 1 -943
node "bb" 0 1463 62 12 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77 44 0 0
node "out" 0 1672 54 12 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88 52 0 0
node "in" 0 380 55 85 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0
node "m1_144_n974#" 2 25756 144 -974 v 0 0 0 0 0 0 0 0 0 0 0 0 548 282 16 16 0 0
node "m1_n90_n974#" 2 27260 -90 -974 m1 0 0 0 0 0 0 0 0 0 0 0 0 580 298 16 16 0 0
node "m1_144_n966#" 2 25756 144 -966 v 0 0 0 0 0 0 0 0 0 0 0 0 548 282 16 16 0 0
node "m1_n90_n966#" 2 27260 -90 -966 m1 0 0 0 0 0 0 0 0 0 0 0 0 580 298 16 16 0 0
node "m1_n77_n945#" 2 54422 -77 -945 m1 0 0 0 0 0 0 0 0 0 0 0 0 786 274 1060 434 0 0
node "m1_92_n915#" 0 4217 92 -915 v 0 0 0 0 0 0 0 0 0 0 0 0 40 26 148 78 0 0
node "m1_146_n894#" 2 25380 146 -894 m1 0 0 0 0 0 0 0 0 0 0 0 0 540 278 16 16 0 0
node "m1_n91_n895#" 2 37835 -91 -895 m1 0 0 0 0 0 0 0 0 0 0 0 0 805 332 16 16 0 0
node "m1_147_n886#" 2 25192 147 -886 v 0 0 0 0 0 0 0 0 0 0 0 0 536 276 16 16 0 0
node "m1_n91_n886#" 2 37835 -91 -886 m1 0 0 0 0 0 0 0 0 0 0 0 0 805 332 16 16 0 0
node "m1_147_n857#" 2 25192 147 -857 v 0 0 0 0 0 0 0 0 0 0 0 0 536 276 16 16 0 0
node "m1_n91_n857#" 2 30268 -91 -857 m1 0 0 0 0 0 0 0 0 0 0 0 0 644 330 16 16 0 0
node "m1_147_n849#" 2 25192 147 -849 v 0 0 0 0 0 0 0 0 0 0 0 0 536 276 16 16 0 0
node "m1_n91_n849#" 2 30268 -91 -849 m1 0 0 0 0 0 0 0 0 0 0 0 0 644 330 16 16 0 0
node "m1_146_n837#" 2 25380 146 -837 m1 0 0 0 0 0 0 0 0 0 0 0 0 540 278 0 0 0 0
node "m1_n91_n837#" 3 47804 -91 -837 m1 0 0 0 0 0 0 0 0 0 0 0 0 779 386 644 274 0 0
node "m1_n88_n1002#" 3 54457 -88 -1002 m1 0 0 0 0 0 0 0 0 0 0 0 0 811 316 1113 454 0 0
node "m1_n91_n650#" 6 53862 -91 -650 m1 0 0 0 0 0 0 0 0 0 0 0 0 1146 762 45 28 0 0
node "m1_n91_n639#" 6 54612 -91 -639 m1 0 0 0 0 0 0 0 0 0 0 0 0 1128 754 132 56 0 0
node "m1_n91_n611#" 4 102242 -91 -611 m1 0 0 0 0 0 0 0 0 0 0 0 0 2122 756 201 108 0 0
node "m1_n91_n596#" 5 73616 -91 -596 m1 0 0 0 0 0 0 0 0 0 0 0 0 1500 756 264 138 0 0
node "c" 3 83764 -34 -549 v 0 0 0 0 0 0 0 0 0 0 0 0 527 220 3342 994 0 0
node "m1_n89_n718#" 3 71917 -89 -718 v 0 0 0 0 0 0 0 0 0 0 0 0 1079 260 1395 710 0 0
node "m1_n61_n484#" 2 34735 -61 -484 v 0 0 0 0 0 0 0 0 0 0 0 0 336 110 1188 514 0 0
node "m1_n94_n431#" 1 21244 -94 -431 m1 0 0 0 0 0 0 0 0 0 0 0 0 452 234 16 16 0 0
node "add" 2 31725 117 -431 m1 0 0 0 0 0 0 0 0 0 0 0 0 675 338 0 0 0 0
node "m1_n94_n423#" 1 22372 -94 -423 m1 0 0 0 0 0 0 0 0 0 0 0 0 476 246 0 0 0 0
node "addb" 2 32477 117 -423 v 0 0 0 0 0 0 0 0 0 0 0 0 691 338 16 16 0 0
node "m1_100_n345#" 1 26879 100 -345 m1 0 0 0 0 0 0 0 0 0 0 0 0 335 132 743 260 0 0
node "m1_68_n368#" 1 8452 68 -368 v 0 0 0 0 0 0 0 0 0 0 0 0 120 68 180 98 0 0
node "a" 4 46970 42 -375 m1 0 0 0 0 0 0 0 0 0 0 0 0 490 252 1400 708 0 0
node "m1_17_n396#" 1 16888 17 -396 m1 0 0 0 0 0 0 0 0 0 0 0 0 348 182 44 30 0 0
node "clk" 2 34404 98 -25 v 0 0 0 0 0 0 0 0 0 0 0 0 732 374 16 16 0 0
node "m1_n94_n26#" 1 19975 -94 -26 m1 0 0 0 0 0 0 0 0 0 0 0 0 425 214 20 18 0 0
node "m1_n94_n17#" 2 15181 -94 -17 m1 0 0 0 0 0 0 0 0 0 0 0 0 323 212 20 18 0 0
node "tb" 2 35250 98 -17 v 0 0 0 0 0 0 0 0 0 0 0 0 750 376 16 16 0 0
node "m1_2_n100#" 3 107177 2 -100 v 0 0 0 0 0 0 0 0 0 0 0 0 1125 390 3109 938 0 0
node "GND" 13 224755 89 29 m1 0 0 0 0 0 0 0 0 0 0 0 0 2956 1162 5204 2446 0 0
node "l" 2 34592 97 59 v 0 0 0 0 0 0 0 0 0 0 0 0 736 376 24 20 0 0
node "m1_n91_60#" 2 15275 -91 60 m1 0 0 0 0 0 0 0 0 0 0 0 0 325 208 16 16 0 0
node "m1_n91_68#" 2 14617 -91 68 m1 0 0 0 0 0 0 0 0 0 0 0 0 311 206 16 16 0 0
node "lb" 2 34733 99 67 v 0 0 0 0 0 0 0 0 0 0 0 0 739 374 16 16 0 0
node "m1_n91_80#" 2 28968 -91 80 m1 0 0 0 0 0 0 0 0 0 0 0 0 489 258 395 168 0 0
node "Vdd" 1 66270 91 81 m1 0 0 0 0 0 0 0 0 0 0 0 0 1410 398 0 0 0 0
node "aa" 75 277948 83 -115 pc 0 0 0 0 28 24 0 0 0 0 0 0 2531 1052 9200 2130 0 0
node "b" 62 9231 73 -115 pc 0 0 0 0 29 24 0 0 0 0 0 0 48 32 300 158 0 0
node "cc" 88 9474 62 -113 pc 0 0 0 0 43 32 0 0 0 0 0 0 99 46 165 76 0 0
cap "GND" "m1_2_n100#" 5490
cap "m1_n91_n639#" "GND" 540
cap "m1_n91_n650#" "a" 540
cap "cc" "m1_2_n100#" 1575
cap "m1_n91_n849#" "m1_n77_n945#" 900
cap "m1_147_n886#" "GND" 720
cap "m1_n91_n650#" "GND" 540
cap "m1_n88_n1002#" "m1_n91_n886#" 1125
cap "m1_n91_n650#" "m1_n91_n639#" 810
cap "m1_n91_n639#" "m1_n61_n484#" 540
cap "m1_n88_n1002#" "m1_n91_n895#" 1125
cap "m1_147_n857#" "aa" 1440
cap "m1_n91_n611#" "m1_n91_n596#" 1080
cap "m1_n91_n857#" "m1_n77_n945#" 900
cap "a" "add" 900
cap "m1_n91_n596#" "m1_n89_n718#" 1440
cap "m1_n91_n611#" "m1_n89_n718#" 1980
cap "b" "m1_2_n100#" 1260
cap "GND" "add" 720
cap "m1_144_n974#" "aa" 1440
cap "m1_n61_n484#" "c" 2205
cap "m1_n94_n423#" "c" 1260
cap "m1_n91_n650#" "m1_n61_n484#" 540
cap "aa" "m1_n91_n596#" 2520
cap "addb" "aa" 1800
cap "aa" "m1_n91_n611#" 3420
cap "aa" "m1_n89_n718#" 720
cap "m1_100_n345#" "a" 1350
cap "m1_68_n368#" "a" 720
cap "m1_147_n849#" "aa" 1440
cap "m1_147_n857#" "GND" 720
cap "m1_n88_n1002#" "m1_n77_n945#" 1350
cap "m1_n88_n1002#" "m1_n91_n849#" 900
cap "m1_n91_n837#" "m1_n77_n945#" 900
cap "m1_144_n966#" "aa" 1440
cap "a" "m1_n91_n596#" 720
cap "a" "m1_n91_n611#" 1080
cap "addb" "a" 900
cap "m1_144_n974#" "GND" 720
cap "m1_2_n100#" "clk" 900
cap "GND" "clk" 1800
cap "tb" "m1_2_n100#" 900
cap "tb" "GND" 2070
cap "m1_n88_n1002#" "m1_n91_n857#" 900
cap "m1_n88_n1002#" "m1_n90_n966#" 900
cap "GND" "m1_n91_n596#" 720
cap "GND" "m1_n91_n611#" 1080
cap "addb" "GND" 720
cap "m1_n91_n639#" "m1_n91_n596#" 540
cap "m1_n91_n639#" "m1_n91_n611#" 540
cap "m1_n88_n1002#" "m1_n90_n974#" 900
cap "m1_n91_n639#" "m1_n89_n718#" 1080
cap "aa" "m1_146_n837#" 1440
cap "m1_100_n345#" "add" 1080
cap "m1_n94_n431#" "c" 1260
cap "a" "aa" 720
cap "m1_146_n894#" "aa" 1440
cap "m1_147_n849#" "GND" 720
cap "aa" "m1_2_n100#" 3150
cap "GND" "aa" 6210
cap "m1_n91_68#" "m1_n91_80#" 810
cap "m1_n91_n639#" "aa" 1755
cap "m1_n91_n650#" "m1_n91_n596#" 540
cap "c" "m1_n89_n718#" 4050
cap "m1_n91_n650#" "m1_n91_n611#" 540
cap "m1_n61_n484#" "m1_n91_n596#" 720
cap "m1_n91_n611#" "m1_n61_n484#" 900
cap "m1_n91_n650#" "m1_n89_n718#" 1080
cap "m1_n61_n484#" "m1_n89_n718#" 1800
cap "m1_n91_n886#" "m1_n77_n945#" 1125
cap "m1_n91_n895#" "m1_n77_n945#" 1125
cap "m1_144_n966#" "GND" 720
cap "m1_147_n886#" "aa" 1440
cap "m1_n91_n837#" "m1_n88_n1002#" 900
cap "m1_n91_n650#" "aa" 1755
cap "GND" "m1_146_n837#" 720
cap "m1_n91_60#" "m1_n91_80#" 945
cap "m1_n91_n639#" "a" 540
cap "m1_146_n894#" "GND" 720
cap "add" "aa" 1800
cap "addb" "m1_100_n345#" 1350
cap "mux1_0/real21mux_0/m1_n12_n68#" "mux1_0/real21mux_0/m1_n12_54#" 9360
cap "m1_n91_n650#" "mux1_0/s2b" 90
cap "real21mux_0/m1_n12_54#" "real21mux_0/m1_n12_n68#" 180
cap "m1_n94_n423#" "real21mux_0/m1_n12_54#" 360
cap "m1_n94_n431#" "real21mux_0/m1_n12_54#" 360
cap "m1_n94_n431#" "real21mux_0/2to1muxfixed_1/Vdd" 720
cap "real21mux_0/2to1muxfixed_1/Vdd" "real21mux_0/m1_4_42#" 720
cap "real21mux_0/2to1muxfixed_1/Vdd" "real21mux_0/m1_n12_n68#" 360
cap "real21mux_0/m1_100_31#" "m1_100_n345#" 675
cap "addsub1_0/Vdd" "real21mux_0/m1_n12_54#" 855
cap "addsub1_0/GND" "addsub1_0/c" 3760
cap "addsub1_0/a" "addsub1_0/GND" 188
cap "real21mux_0/m1_n12_54#" "addsub1_0/Vdd" 1140
cap "addsub1_0/b" "addsub1_0/GND" 1410
cap "addsub1_0/Vdd" "m1_2_n100#" 171
cap "addsub1_0/Vdd" "m1_2_n100#" 228
cap "addsub1_0/Vdd" "addsub1_0/ain" 117
cap "addsub1_0/Vdd" "addsub1_0/GND" 470
cap "addsub1_0/Vdd" "GND" 781
cap "addsub1_0/Vdd" "m1_2_n100#" 564
cap "addsub1_0/Vdd" "addsub1_0/cin" 351
cap "aa" "addsub1_0/Vdd" 672
cap "reg1_0/Q" "addsub1_0/Vdd" 429
cap "addsub1_0/Vdd" "GND" 57
cap "2to1mux_0/D" "2to1mux_0/Gnd" 180
merge "shift1_0/shiftb" "m1_n91_n886#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "m1_n91_n886#" "m1_147_n886#"
merge "real21mux_0/2to1muxfixed_0/Qb" "addsub1_0/c" -4816 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "addsub1_0/c" "m1_68_n368#"
merge "reg1_0/Rb" "m1_n94_n17#" -908 0 0 0 0 0 0 0 0 0 0 0 0 -8 -8 -36 -44 0 0
merge "m1_n94_n17#" "tb"
merge "2to1mux_0/loadb" "m1_n91_68#" -456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "m1_n91_68#" "lb"
merge "shift1_0/shift" "m1_n91_n895#" -380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "m1_n91_n895#" "m1_146_n894#"
merge "real21mux_0/2to1muxfixed_0/load" "m1_n94_n431#" -2900 0 0 0 0 0 0 0 0 0 0 0 0 -52 -30 -56 -44 0 0
merge "2to1mux_0/Gnd" "reg1_0/w_n12_n58#" -12251 0 0 0 0 0 0 0 0 0 0 0 0 -226 -165 -114 -60 0 0
merge "reg1_0/w_n12_n58#" "addsub1_0/GND"
merge "addsub1_0/GND" "real21mux_0/2to1muxfixed_0/Gnd"
merge "real21mux_0/2to1muxfixed_0/Gnd" "m1_100_n345#"
merge "m1_100_n345#" "real21mux_0/2to1muxfixed_1/Gnd"
merge "real21mux_0/2to1muxfixed_1/Gnd" "real21mux_0/m1_n12_n68#"
merge "real21mux_0/m1_n12_n68#" "mux1_0/A"
merge "mux1_0/A" "mux1_0/real21mux_0/2to1muxfixed_0/Gnd"
merge "mux1_0/real21mux_0/2to1muxfixed_0/Gnd" "mux1_0/real21mux_0/m1_n12_n68#"
merge "mux1_0/real21mux_0/m1_n12_n68#" "m1_n89_n718#"
merge "m1_n89_n718#" "reg1_1/w_n12_n58#"
merge "reg1_1/w_n12_n58#" "m1_n88_n1002#"
merge "m1_n88_n1002#" "GND"
merge "2to1mux_0/divisor" "in" -380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0
merge "reg1_0/w_n12_n28#" "2to1mux_0/Vdd" -67805 0 0 0 0 0 0 0 0 0 0 0 0 -861 -325 -1307 -357 0 0
merge "2to1mux_0/Vdd" "m1_n91_80#"
merge "m1_n91_80#" "Vdd"
merge "Vdd" "addsub1_0/Vdd"
merge "addsub1_0/Vdd" "real21mux_0/2to1muxfixed_1/Vdd"
merge "real21mux_0/2to1muxfixed_1/Vdd" "real21mux_0/m1_n12_54#"
merge "real21mux_0/m1_n12_54#" "mux1_0/real21mux_0/2to1muxfixed_0/Vdd"
merge "mux1_0/real21mux_0/2to1muxfixed_0/Vdd" "m1_n61_n484#"
merge "m1_n61_n484#" "m1_2_n100#"
merge "reg1_0/Qb" "2to1mux_0/Qb" -380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0
merge "2to1mux_0/Qb" "bb"
merge "addsub1_0/cin" "cc" -1625 0 0 0 0 -6 -13 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux1_0/real21mux_0/m1_n12_54#" "reg1_1/w_n12_n28#" -4991 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 -25 -20 0 0
merge "reg1_1/w_n12_n28#" "m1_n77_n945#"
merge "shift1_0/m1_n8_n8#" "reg1_1/D" -716 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 -8 -12 0 0
merge "reg1_1/D" "m1_92_n915#"
merge "shift1_0/shiftb2" "m1_n91_n857#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "m1_n91_n857#" "m1_147_n857#"
merge "shift1_0/shift2" "m1_n91_n849#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "m1_n91_n849#" "m1_147_n849#"
merge "shift1_0/inbit" "m1_146_n837#" -940 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0 0 0
merge "real21mux_0/m2_95_42#" "addb" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "reg1_1/Clk" "m1_n90_n974#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "m1_n90_n974#" "m1_144_n974#"
merge "mux1_0/O" "shift1_0/m1_n35_65#" -2840 0 0 0 0 0 0 0 0 0 0 0 0 -58 -66 -11 -26 0 0
merge "shift1_0/m1_n35_65#" "m1_n91_n837#"
merge "real21mux_0/m1_100_31#" "add" -1037 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "2to1mux_0/load" "m1_n91_60#" -608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "m1_n91_60#" "l"
merge "reg1_0/Q" "addsub1_0/bin" -1654 0 0 0 0 -3 -11 0 0 0 0 0 0 0 0 -12 -14 0 0
merge "addsub1_0/bin" "b"
merge "addsub1_0/b" "mux1_0/B" -5962 0 0 0 0 0 0 0 0 0 0 0 0 -92 -54 -12 -14 0 0
merge "mux1_0/B" "a"
merge "reg1_0/D" "2to1mux_0/D" -684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -34 0 0
merge "2to1mux_0/D" "out"
merge "real21mux_0/2to1muxfixed_1/D" "c" -76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 0
merge "real21mux_0/2to1muxfixed_0/divisor" "addsub1_0/a" -1168 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -12 -14 0 0
merge "addsub1_0/a" "m1_17_n396#"
merge "addsub1_0/ain" "mux1_0/C" -16187 0 0 0 0 -25 -25 0 0 0 0 0 0 -236 -85 -245 -126 0 0
merge "mux1_0/C" "reg1_1/Q"
merge "reg1_1/Q" "aa"
merge "mux1_0/s1b" "m1_n91_n639#" -380 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0
merge "reg1_1/Rb" "m1_n90_n966#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "m1_n90_n966#" "m1_144_n966#"
merge "mux1_0/s1" "m1_n91_n650#" -95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5 -12 0 0
merge "mux1_0/s2b" "m1_n91_n596#" -418 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0
merge "real21mux_0/m1_4_42#" "m1_n94_n423#" -1244 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0 0 0
merge "reg1_0/Clk" "m1_n94_n26#" -456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -24 0 0
merge "m1_n94_n26#" "clk"
merge "mux1_0/s2" "m1_n91_n611#" -304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
