<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_0ef2c452_A64041200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_0ef2c452_A64041200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_0ef2c452_A64041200')">rsnoc_z_H_R_U_P_B_0ef2c452_A64041200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod998.html#inst_tag_304626"  onclick="showContent('inst_tag_304626')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Arp</a></td>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304626_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304626_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304626_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304626_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod998.html#inst_tag_304627"  onclick="showContent('inst_tag_304627')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Arp</a></td>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304627_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304627_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304627_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304627_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod998.html#inst_tag_304628"  onclick="showContent('inst_tag_304628')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Arp</a></td>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304628_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304628_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304628_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304628_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod998.html#inst_tag_304629"  onclick="showContent('inst_tag_304629')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Arp</a></td>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304629_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304629_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304629_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304629_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_304626'>
<hr>
<a name="inst_tag_304626"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_304626" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Arp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304626_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304626_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304626_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304626_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44096" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_304627'>
<hr>
<a name="inst_tag_304627"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_304627" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Arp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304627_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304627_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304627_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304627_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44097" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_304628'>
<hr>
<a name="inst_tag_304628"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_304628" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Arp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304628_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304628_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304628_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304628_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44098" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_304629'>
<hr>
<a name="inst_tag_304629"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_304629" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Arp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"><a href="mod998.html#inst_tag_304629_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod998.html#inst_tag_304629_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod998.html#inst_tag_304629_Toggle" >  1.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod998.html#inst_tag_304629_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.44</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.02</td>
<td class="s6 cl rt"> 69.57</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td><a href="mod217.html#inst_tag_44099" >Rspb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_0ef2c452_A64041200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod998.html" >rsnoc_z_H_R_U_P_B_0ef2c452_A64041200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70609</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70617</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70624</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70631</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70645</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70608                   	input         Clk_ClkS    ;
70609      1/1          	input         Clk_En      ;
70610      1/1          	input         Clk_EnS     ;
70611      1/1          	input         Clk_RetRstN ;
70612                   	input         Clk_RstN    ;
70613                   	input         Clk_Tm      ;
70614                   	input         En          ;
70615                   	output [15:0] O           ;
70616                   	input  [15:0] Reset       ;
70617      1/1          	input  [15:0] Set         ;
70618      1/1          	wire [15:0] RegIn ;
70619      1/1          	reg  [15:0] O     ;
70620      <font color = "red">0/1     ==>  	assign RegIn = ( O | Set ) &amp; ~ Reset;</font>
                        MISSING_ELSE
70621                   	always @( posedge Clk or negedge Clk_RstN )
70622                   		if ( ! Clk_RstN )
70623                   			O &lt;= #1.0 ( 16'b0 );
70624      1/1          		else if ( En )
70625      1/1          			O &lt;= #1.0 ( RegIn );
70626      1/1          endmodule
70627      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70628                   `timescale 1ps/1ps
70629                   module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
70630                   	input        En    ;
70631      1/1          	output       Found ;
70632      1/1          	input  [7:0] I     ;
70633      1/1          	output [7:0] O     ;
70634      <font color = "red">0/1     ==>  	input  [2:0] P     ;</font>
                        MISSING_ELSE
70635                   	wire       EHi  ;
70636                   	wire       ELo  ;
70637                   	wire       FHi  ;
70638      1/1          	wire       FLo  ;
70639      1/1          	wire [3:0] IHi  ;
70640      1/1          	wire [3:0] ILo  ;
70641      <font color = "red">0/1     ==>  	wire [3:0] OHi  ;</font>
                        MISSING_ELSE
70642                   	wire [3:0] OLo  ;
70643                   	wire       PCur ;
70644                   	wire [1:0] PHi  ;
70645      <font color = "grey">unreachable  </font>	wire [1:0] PLo  ;
70646      <font color = "grey">unreachable  </font>	assign PCur = P [2];
70647      <font color = "grey">unreachable  </font>	assign ELo = En &amp; ( ~ FHi | ~ PCur );
70648      <font color = "grey">unreachable  </font>	assign ILo = I [3:0];
                   <font color = "red">==>  MISSING_ELSE</font>
70649      <font color = "grey">unreachable  </font>	assign PLo = P [1:0];
70650      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
70651      <font color = "grey">unreachable  </font>	assign EHi = En &amp; ( ~ FLo | PCur );
70652                   	assign IHi = I [7:4];
                   <font color = "red">==>  MISSING_ELSE</font>
70653                   	assign PHi = P [1:0];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod998.html" >rsnoc_z_H_R_U_P_B_0ef2c452_A64041200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70614
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70621
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70628
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70635
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod998.html" >rsnoc_z_H_R_U_P_B_0ef2c452_A64041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">3</td>
<td class="rt">1.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">7</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod998.html" >rsnoc_z_H_R_U_P_B_0ef2c452_A64041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70621</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70628</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70609</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70617</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70624</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70631</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70638</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70614      	input         En          ;
           	                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70621      	always @( posedge Clk or negedge Clk_RstN )
           	                                           
70622      		if ( ! Clk_RstN )
           		                 
70623      			O <= #1.0 ( 16'b0 );
           			                    
70624      		else if ( En )
           		              
70625      			O <= #1.0 ( RegIn );
           			                    
70626      endmodule
                    
70627      
           
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70635      	wire       EHi  ;
           	                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70609      	input         Clk_En      ;
           	<font color = "green">-1-</font>                           
70610      	input         Clk_EnS     ;
           <font color = "green">	==></font>
70611      	input         Clk_RetRstN ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70617      	input  [15:0] Set         ;
           	<font color = "green">-1-</font>                           
70618      	wire [15:0] RegIn ;
           <font color = "green">	==></font>
70619      	reg  [15:0] O     ;
           	<font color = "red">-2-</font>                   
70620      	assign RegIn = ( O | Set ) & ~ Reset;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70624      		else if ( En )
           		     <font color = "green">-1-</font>  
70625      			O <= #1.0 ( RegIn );
           <font color = "green">			==></font>
70626      endmodule
           <font color = "red">-2-</font>         
70627      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70631      	output       Found ;
           	<font color = "green">-1-</font>                    
70632      	input  [7:0] I     ;
           <font color = "green">	==></font>
70633      	output [7:0] O     ;
           	<font color = "red">-2-</font>                    
70634      	input  [2:0] P     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70638      	wire       FLo  ;
           	<font color = "green">-1-</font>                 
70639      	wire [3:0] IHi  ;
           <font color = "green">	==></font>
70640      	wire [3:0] ILo  ;
           	<font color = "red">-2-</font>                 
70641      	wire [3:0] OHi  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_304626'>
<a name="inst_tag_304626_Line"></a>
<b>Line Coverage for Instance : <a href="mod998.html#inst_tag_304626" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70609</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70617</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70624</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70631</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70645</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70608                   	input         Clk_ClkS    ;
70609      1/1          	input         Clk_En      ;
70610      1/1          	input         Clk_EnS     ;
70611      1/1          	input         Clk_RetRstN ;
70612                   	input         Clk_RstN    ;
70613                   	input         Clk_Tm      ;
70614                   	input         En          ;
70615                   	output [15:0] O           ;
70616                   	input  [15:0] Reset       ;
70617      1/1          	input  [15:0] Set         ;
70618      1/1          	wire [15:0] RegIn ;
70619      1/1          	reg  [15:0] O     ;
70620      <font color = "red">0/1     ==>  	assign RegIn = ( O | Set ) &amp; ~ Reset;</font>
                        MISSING_ELSE
70621                   	always @( posedge Clk or negedge Clk_RstN )
70622                   		if ( ! Clk_RstN )
70623                   			O &lt;= #1.0 ( 16'b0 );
70624      1/1          		else if ( En )
70625      1/1          			O &lt;= #1.0 ( RegIn );
70626      1/1          endmodule
70627      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70628                   `timescale 1ps/1ps
70629                   module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
70630                   	input        En    ;
70631      1/1          	output       Found ;
70632      1/1          	input  [7:0] I     ;
70633      1/1          	output [7:0] O     ;
70634      <font color = "red">0/1     ==>  	input  [2:0] P     ;</font>
                        MISSING_ELSE
70635                   	wire       EHi  ;
70636                   	wire       ELo  ;
70637                   	wire       FHi  ;
70638      1/1          	wire       FLo  ;
70639      1/1          	wire [3:0] IHi  ;
70640      1/1          	wire [3:0] ILo  ;
70641      <font color = "red">0/1     ==>  	wire [3:0] OHi  ;</font>
                        MISSING_ELSE
70642                   	wire [3:0] OLo  ;
70643                   	wire       PCur ;
70644                   	wire [1:0] PHi  ;
70645      <font color = "grey">unreachable  </font>	wire [1:0] PLo  ;
70646      <font color = "grey">unreachable  </font>	assign PCur = P [2];
70647      <font color = "grey">unreachable  </font>	assign ELo = En &amp; ( ~ FHi | ~ PCur );
70648      <font color = "grey">unreachable  </font>	assign ILo = I [3:0];
                   <font color = "red">==>  MISSING_ELSE</font>
70649      <font color = "grey">unreachable  </font>	assign PLo = P [1:0];
70650      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
70651      <font color = "grey">unreachable  </font>	assign EHi = En &amp; ( ~ FLo | PCur );
70652                   	assign IHi = I [7:4];
                   <font color = "red">==>  MISSING_ELSE</font>
70653                   	assign PHi = P [1:0];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_304626_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod998.html#inst_tag_304626" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70614
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70621
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70628
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70635
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_304626_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod998.html#inst_tag_304626" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">3</td>
<td class="rt">1.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">7</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_304626_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod998.html#inst_tag_304626" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70621</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70628</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70609</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70617</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70624</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70631</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70638</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70614      	input         En          ;
           	                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70621      	always @( posedge Clk or negedge Clk_RstN )
           	                                           
70622      		if ( ! Clk_RstN )
           		                 
70623      			O <= #1.0 ( 16'b0 );
           			                    
70624      		else if ( En )
           		              
70625      			O <= #1.0 ( RegIn );
           			                    
70626      endmodule
                    
70627      
           
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70635      	wire       EHi  ;
           	                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70609      	input         Clk_En      ;
           	<font color = "green">-1-</font>                           
70610      	input         Clk_EnS     ;
           <font color = "green">	==></font>
70611      	input         Clk_RetRstN ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70617      	input  [15:0] Set         ;
           	<font color = "green">-1-</font>                           
70618      	wire [15:0] RegIn ;
           <font color = "green">	==></font>
70619      	reg  [15:0] O     ;
           	<font color = "red">-2-</font>                   
70620      	assign RegIn = ( O | Set ) & ~ Reset;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70624      		else if ( En )
           		     <font color = "green">-1-</font>  
70625      			O <= #1.0 ( RegIn );
           <font color = "green">			==></font>
70626      endmodule
           <font color = "red">-2-</font>         
70627      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70631      	output       Found ;
           	<font color = "green">-1-</font>                    
70632      	input  [7:0] I     ;
           <font color = "green">	==></font>
70633      	output [7:0] O     ;
           	<font color = "red">-2-</font>                    
70634      	input  [2:0] P     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70638      	wire       FLo  ;
           	<font color = "green">-1-</font>                 
70639      	wire [3:0] IHi  ;
           <font color = "green">	==></font>
70640      	wire [3:0] ILo  ;
           	<font color = "red">-2-</font>                 
70641      	wire [3:0] OHi  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_304627'>
<a name="inst_tag_304627_Line"></a>
<b>Line Coverage for Instance : <a href="mod998.html#inst_tag_304627" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70609</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70617</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70624</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70631</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70645</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70608                   	input         Clk_ClkS    ;
70609      1/1          	input         Clk_En      ;
70610      1/1          	input         Clk_EnS     ;
70611      1/1          	input         Clk_RetRstN ;
70612                   	input         Clk_RstN    ;
70613                   	input         Clk_Tm      ;
70614                   	input         En          ;
70615                   	output [15:0] O           ;
70616                   	input  [15:0] Reset       ;
70617      1/1          	input  [15:0] Set         ;
70618      1/1          	wire [15:0] RegIn ;
70619      1/1          	reg  [15:0] O     ;
70620      <font color = "red">0/1     ==>  	assign RegIn = ( O | Set ) &amp; ~ Reset;</font>
                        MISSING_ELSE
70621                   	always @( posedge Clk or negedge Clk_RstN )
70622                   		if ( ! Clk_RstN )
70623                   			O &lt;= #1.0 ( 16'b0 );
70624      1/1          		else if ( En )
70625      1/1          			O &lt;= #1.0 ( RegIn );
70626      1/1          endmodule
70627      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70628                   `timescale 1ps/1ps
70629                   module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
70630                   	input        En    ;
70631      1/1          	output       Found ;
70632      1/1          	input  [7:0] I     ;
70633      1/1          	output [7:0] O     ;
70634      <font color = "red">0/1     ==>  	input  [2:0] P     ;</font>
                        MISSING_ELSE
70635                   	wire       EHi  ;
70636                   	wire       ELo  ;
70637                   	wire       FHi  ;
70638      1/1          	wire       FLo  ;
70639      1/1          	wire [3:0] IHi  ;
70640      1/1          	wire [3:0] ILo  ;
70641      <font color = "red">0/1     ==>  	wire [3:0] OHi  ;</font>
                        MISSING_ELSE
70642                   	wire [3:0] OLo  ;
70643                   	wire       PCur ;
70644                   	wire [1:0] PHi  ;
70645      <font color = "grey">unreachable  </font>	wire [1:0] PLo  ;
70646      <font color = "grey">unreachable  </font>	assign PCur = P [2];
70647      <font color = "grey">unreachable  </font>	assign ELo = En &amp; ( ~ FHi | ~ PCur );
70648      <font color = "grey">unreachable  </font>	assign ILo = I [3:0];
                   <font color = "red">==>  MISSING_ELSE</font>
70649      <font color = "grey">unreachable  </font>	assign PLo = P [1:0];
70650      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
70651      <font color = "grey">unreachable  </font>	assign EHi = En &amp; ( ~ FLo | PCur );
70652                   	assign IHi = I [7:4];
                   <font color = "red">==>  MISSING_ELSE</font>
70653                   	assign PHi = P [1:0];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_304627_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod998.html#inst_tag_304627" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70614
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70621
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70628
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70635
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_304627_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod998.html#inst_tag_304627" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">3</td>
<td class="rt">1.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">7</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_304627_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod998.html#inst_tag_304627" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70621</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70628</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70609</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70617</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70624</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70631</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70638</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70614      	input         En          ;
           	                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70621      	always @( posedge Clk or negedge Clk_RstN )
           	                                           
70622      		if ( ! Clk_RstN )
           		                 
70623      			O <= #1.0 ( 16'b0 );
           			                    
70624      		else if ( En )
           		              
70625      			O <= #1.0 ( RegIn );
           			                    
70626      endmodule
                    
70627      
           
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70635      	wire       EHi  ;
           	                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70609      	input         Clk_En      ;
           	<font color = "green">-1-</font>                           
70610      	input         Clk_EnS     ;
           <font color = "green">	==></font>
70611      	input         Clk_RetRstN ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70617      	input  [15:0] Set         ;
           	<font color = "green">-1-</font>                           
70618      	wire [15:0] RegIn ;
           <font color = "green">	==></font>
70619      	reg  [15:0] O     ;
           	<font color = "red">-2-</font>                   
70620      	assign RegIn = ( O | Set ) & ~ Reset;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70624      		else if ( En )
           		     <font color = "green">-1-</font>  
70625      			O <= #1.0 ( RegIn );
           <font color = "green">			==></font>
70626      endmodule
           <font color = "red">-2-</font>         
70627      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70631      	output       Found ;
           	<font color = "green">-1-</font>                    
70632      	input  [7:0] I     ;
           <font color = "green">	==></font>
70633      	output [7:0] O     ;
           	<font color = "red">-2-</font>                    
70634      	input  [2:0] P     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70638      	wire       FLo  ;
           	<font color = "green">-1-</font>                 
70639      	wire [3:0] IHi  ;
           <font color = "green">	==></font>
70640      	wire [3:0] ILo  ;
           	<font color = "red">-2-</font>                 
70641      	wire [3:0] OHi  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_304628'>
<a name="inst_tag_304628_Line"></a>
<b>Line Coverage for Instance : <a href="mod998.html#inst_tag_304628" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70609</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70617</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70624</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70631</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70645</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70608                   	input         Clk_ClkS    ;
70609      1/1          	input         Clk_En      ;
70610      1/1          	input         Clk_EnS     ;
70611      1/1          	input         Clk_RetRstN ;
70612                   	input         Clk_RstN    ;
70613                   	input         Clk_Tm      ;
70614                   	input         En          ;
70615                   	output [15:0] O           ;
70616                   	input  [15:0] Reset       ;
70617      1/1          	input  [15:0] Set         ;
70618      1/1          	wire [15:0] RegIn ;
70619      1/1          	reg  [15:0] O     ;
70620      <font color = "red">0/1     ==>  	assign RegIn = ( O | Set ) &amp; ~ Reset;</font>
                        MISSING_ELSE
70621                   	always @( posedge Clk or negedge Clk_RstN )
70622                   		if ( ! Clk_RstN )
70623                   			O &lt;= #1.0 ( 16'b0 );
70624      1/1          		else if ( En )
70625      1/1          			O &lt;= #1.0 ( RegIn );
70626      1/1          endmodule
70627      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70628                   `timescale 1ps/1ps
70629                   module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
70630                   	input        En    ;
70631      1/1          	output       Found ;
70632      1/1          	input  [7:0] I     ;
70633      1/1          	output [7:0] O     ;
70634      <font color = "red">0/1     ==>  	input  [2:0] P     ;</font>
                        MISSING_ELSE
70635                   	wire       EHi  ;
70636                   	wire       ELo  ;
70637                   	wire       FHi  ;
70638      1/1          	wire       FLo  ;
70639      1/1          	wire [3:0] IHi  ;
70640      1/1          	wire [3:0] ILo  ;
70641      <font color = "red">0/1     ==>  	wire [3:0] OHi  ;</font>
                        MISSING_ELSE
70642                   	wire [3:0] OLo  ;
70643                   	wire       PCur ;
70644                   	wire [1:0] PHi  ;
70645      <font color = "grey">unreachable  </font>	wire [1:0] PLo  ;
70646      <font color = "grey">unreachable  </font>	assign PCur = P [2];
70647      <font color = "grey">unreachable  </font>	assign ELo = En &amp; ( ~ FHi | ~ PCur );
70648      <font color = "grey">unreachable  </font>	assign ILo = I [3:0];
                   <font color = "red">==>  MISSING_ELSE</font>
70649      <font color = "grey">unreachable  </font>	assign PLo = P [1:0];
70650      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
70651      <font color = "grey">unreachable  </font>	assign EHi = En &amp; ( ~ FLo | PCur );
70652                   	assign IHi = I [7:4];
                   <font color = "red">==>  MISSING_ELSE</font>
70653                   	assign PHi = P [1:0];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_304628_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod998.html#inst_tag_304628" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70614
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70621
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70628
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70635
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_304628_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod998.html#inst_tag_304628" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">3</td>
<td class="rt">1.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">7</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_304628_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod998.html#inst_tag_304628" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70621</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70628</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70609</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70617</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70624</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70631</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70638</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70614      	input         En          ;
           	                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70621      	always @( posedge Clk or negedge Clk_RstN )
           	                                           
70622      		if ( ! Clk_RstN )
           		                 
70623      			O <= #1.0 ( 16'b0 );
           			                    
70624      		else if ( En )
           		              
70625      			O <= #1.0 ( RegIn );
           			                    
70626      endmodule
                    
70627      
           
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70635      	wire       EHi  ;
           	                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70609      	input         Clk_En      ;
           	<font color = "green">-1-</font>                           
70610      	input         Clk_EnS     ;
           <font color = "green">	==></font>
70611      	input         Clk_RetRstN ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70617      	input  [15:0] Set         ;
           	<font color = "green">-1-</font>                           
70618      	wire [15:0] RegIn ;
           <font color = "green">	==></font>
70619      	reg  [15:0] O     ;
           	<font color = "red">-2-</font>                   
70620      	assign RegIn = ( O | Set ) & ~ Reset;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70624      		else if ( En )
           		     <font color = "green">-1-</font>  
70625      			O <= #1.0 ( RegIn );
           <font color = "green">			==></font>
70626      endmodule
           <font color = "red">-2-</font>         
70627      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70631      	output       Found ;
           	<font color = "green">-1-</font>                    
70632      	input  [7:0] I     ;
           <font color = "green">	==></font>
70633      	output [7:0] O     ;
           	<font color = "red">-2-</font>                    
70634      	input  [2:0] P     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70638      	wire       FLo  ;
           	<font color = "green">-1-</font>                 
70639      	wire [3:0] IHi  ;
           <font color = "green">	==></font>
70640      	wire [3:0] ILo  ;
           	<font color = "red">-2-</font>                 
70641      	wire [3:0] OHi  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_304629'>
<a name="inst_tag_304629_Line"></a>
<b>Line Coverage for Instance : <a href="mod998.html#inst_tag_304629" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>70609</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70617</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70624</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70631</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>70638</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>70645</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
70608                   	input         Clk_ClkS    ;
70609      1/1          	input         Clk_En      ;
70610      1/1          	input         Clk_EnS     ;
70611      1/1          	input         Clk_RetRstN ;
70612                   	input         Clk_RstN    ;
70613                   	input         Clk_Tm      ;
70614                   	input         En          ;
70615                   	output [15:0] O           ;
70616                   	input  [15:0] Reset       ;
70617      1/1          	input  [15:0] Set         ;
70618      1/1          	wire [15:0] RegIn ;
70619      1/1          	reg  [15:0] O     ;
70620      <font color = "red">0/1     ==>  	assign RegIn = ( O | Set ) &amp; ~ Reset;</font>
                        MISSING_ELSE
70621                   	always @( posedge Clk or negedge Clk_RstN )
70622                   		if ( ! Clk_RstN )
70623                   			O &lt;= #1.0 ( 16'b0 );
70624      1/1          		else if ( En )
70625      1/1          			O &lt;= #1.0 ( RegIn );
70626      1/1          endmodule
70627      <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
70628                   `timescale 1ps/1ps
70629                   module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
70630                   	input        En    ;
70631      1/1          	output       Found ;
70632      1/1          	input  [7:0] I     ;
70633      1/1          	output [7:0] O     ;
70634      <font color = "red">0/1     ==>  	input  [2:0] P     ;</font>
                        MISSING_ELSE
70635                   	wire       EHi  ;
70636                   	wire       ELo  ;
70637                   	wire       FHi  ;
70638      1/1          	wire       FLo  ;
70639      1/1          	wire [3:0] IHi  ;
70640      1/1          	wire [3:0] ILo  ;
70641      <font color = "red">0/1     ==>  	wire [3:0] OHi  ;</font>
                        MISSING_ELSE
70642                   	wire [3:0] OLo  ;
70643                   	wire       PCur ;
70644                   	wire [1:0] PHi  ;
70645      <font color = "grey">unreachable  </font>	wire [1:0] PLo  ;
70646      <font color = "grey">unreachable  </font>	assign PCur = P [2];
70647      <font color = "grey">unreachable  </font>	assign ELo = En &amp; ( ~ FHi | ~ PCur );
70648      <font color = "grey">unreachable  </font>	assign ILo = I [3:0];
                   <font color = "red">==>  MISSING_ELSE</font>
70649      <font color = "grey">unreachable  </font>	assign PLo = P [1:0];
70650      <font color = "grey">unreachable  </font>	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
70651      <font color = "grey">unreachable  </font>	assign EHi = En &amp; ( ~ FLo | PCur );
70652                   	assign IHi = I [7:4];
                   <font color = "red">==>  MISSING_ELSE</font>
70653                   	assign PHi = P [1:0];
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_304629_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod998.html#inst_tag_304629" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70614
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70621
 EXPRESSION (Full ? Reg_2 : Rx_2)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70628
 EXPRESSION (Full ? Reg_3 : Rx_3)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       70635
 EXPRESSION (Full ? Reg_5 : Rx_5)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_304629_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod998.html#inst_tag_304629" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">31</td>
<td class="rt">2</td>
<td class="rt">6.45  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">598</td>
<td class="rt">7</td>
<td class="rt">1.17  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">299</td>
<td class="rt">4</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">299</td>
<td class="rt">3</td>
<td class="rt">1.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">2</td>
<td class="rt">9.52  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">310</td>
<td class="rt">7</td>
<td class="rt">2.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">155</td>
<td class="rt">4</td>
<td class="rt">2.58  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">155</td>
<td class="rt">3</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">144</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_0[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_304629_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod998.html#inst_tag_304629" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Rspb.Arp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70614</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70621</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70628</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">70635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">70609</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70617</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70624</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70631</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">70638</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70614      	input         En          ;
           	                           
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70621      	always @( posedge Clk or negedge Clk_RstN )
           	                                           
70622      		if ( ! Clk_RstN )
           		                 
70623      			O <= #1.0 ( 16'b0 );
           			                    
70624      		else if ( En )
           		              
70625      			O <= #1.0 ( RegIn );
           			                    
70626      endmodule
                    
70627      
           
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70628      `timescale 1ps/1ps
                             
70629      module rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 ( En , Found , I , O , P );
                                                                         
70630      	input        En    ;
           	                    
70631      	output       Found ;
           	                    
70632      	input  [7:0] I     ;
           	                    
70633      	output [7:0] O     ;
           	                    
70634      	input  [2:0] P     ;
           	                    
70635      	wire       EHi  ;
           	                 
70636      	wire       ELo  ;
           	                 
70637      	wire       FHi  ;
           	                 
70638      	wire       FLo  ;
           	                 
70639      	wire [3:0] IHi  ;
           	                 
70640      	wire [3:0] ILo  ;
           	                 
70641      	wire [3:0] OHi  ;
           	                 
70642      	wire [3:0] OLo  ;
           	                 
70643      	wire       PCur ;
           	                 
70644      	wire [1:0] PHi  ;
           	                 
70645      	wire [1:0] PLo  ;
           	                 
70646      	assign PCur = P [2];
           	                    
70647      	assign ELo = En & ( ~ FHi | ~ PCur );
           	                                     
70648      	assign ILo = I [3:0];
           	                     
70649      	assign PLo = P [1:0];
           	                     
70650      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70651      	assign EHi = En & ( ~ FLo | PCur );
           	                                   
70652      	assign IHi = I [7:4];
           	                     
70653      	assign PHi = P [1:0];
           	                     
70654      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_4 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70655      	assign Found = FHi | FLo;
           	                         
70656      	assign O = { OHi , OLo };
           	                         
70657      endmodule
                    
70658      
           
70659      `timescale 1ps/1ps
                             
70660      module rsnoc_z_T_C_S_C_L_R_Sp_F_16 ( Found , I , O , P );
                                                                    
70661      	output        Found ;
           	                     
70662      	input  [15:0] I     ;
           	                     
70663      	output [15:0] O     ;
           	                     
70664      	input  [3:0]  P     ;
           	                     
70665      	wire       EHi  ;
           	                 
70666      	wire       ELo  ;
           	                 
70667      	wire       FHi  ;
           	                 
70668      	wire       FLo  ;
           	                 
70669      	wire [7:0] IHi  ;
           	                 
70670      	wire [7:0] ILo  ;
           	                 
70671      	wire [7:0] OHi  ;
           	                 
70672      	wire [7:0] OLo  ;
           	                 
70673      	wire       PCur ;
           	                 
70674      	wire [2:0] PHi  ;
           	                 
70675      	wire [2:0] PLo  ;
           	                 
70676      	assign PCur = P [3];
           	                    
70677      	assign ELo = ( ~ FHi | ~ PCur );
           	                                
70678      	assign ILo = I [7:0];
           	                     
70679      	assign PLo = P [2:0];
           	                     
70680      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef8( .En( ELo ) , .Found( FLo ) , .I( ILo ) , .O( OLo ) , .P( PLo ) );
           	                                                                                                     
70681      	assign EHi = ( ~ FLo | PCur );
           	                              
70682      	assign IHi = I [15:8];
           	                      
70683      	assign PHi = P [2:0];
           	                     
70684      	rsnoc_z_T_C_S_C_L_R_Sp_Ef_8 uspef( .En( EHi ) , .Found( FHi ) , .I( IHi ) , .O( OHi ) , .P( PHi ) );
           	                                                                                                    
70685      	assign Found = FHi | FLo;
           	                         
70686      	assign O = { OHi , OLo };
           	                         
70687      endmodule
                    
70688      
           
70689      `timescale 1ps/1ps
                             
70690      module rsnoc_z_H_R_U_C_C_A_5b665566 (
                                                
70691      	CxtUsed
           	       
70692      ,	FreeCxt
            	       
70693      ,	FreeVld
            	       
70694      ,	NewCxt
            	      
70695      ,	NewRdy
            	      
70696      ,	NewVld
            	      
70697      ,	Sys_Clk
            	       
70698      ,	Sys_Clk_ClkS
            	            
70699      ,	Sys_Clk_En
            	          
70700      ,	Sys_Clk_EnS
            	           
70701      ,	Sys_Clk_RetRstN
            	               
70702      ,	Sys_Clk_RstN
            	            
70703      ,	Sys_Clk_Tm
            	          
70704      ,	Sys_Pwr_Idle
            	            
70705      ,	Sys_Pwr_WakeUp
            	              
70706      );
             
70707      	output [15:0] CxtUsed         ;
           	                               
70708      	input  [15:0] FreeCxt         ;
           	                               
70709      	input         FreeVld         ;
           	                               
70710      	output [15:0] NewCxt          ;
           	                               
70711      	output        NewRdy          ;
           	                               
70712      	input         NewVld          ;
           	                               
70713      	input         Sys_Clk         ;
           	                               
70714      	input         Sys_Clk_ClkS    ;
           	                               
70715      	input         Sys_Clk_En      ;
           	                               
70716      	input         Sys_Clk_EnS     ;
           	                               
70717      	input         Sys_Clk_RetRstN ;
           	                               
70718      	input         Sys_Clk_RstN    ;
           	                               
70719      	input         Sys_Clk_Tm      ;
           	                               
70720      	output        Sys_Pwr_Idle    ;
           	                               
70721      	output        Sys_Pwr_WakeUp  ;
           	                               
70722      	wire [15:0] u_afd2_0 ;
           	                      
70723      	wire        IntRdy   ;
           	                      
70724      	wire        IntVld   ;
           	                      
70725      	wire [15:0] NxtCxt   ;
           	                      
70726      	reg  [3:0]  Prio     ;
           	                      
70727      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
70728      		if ( ! Sys_Clk_RstN )
           		                     
70729      			Prio <= #1.0 ( 4'b0 );
           			                      
70730      		else if ( IntVld & IntRdy )
           		                           
70731      			Prio <= #1.0 ( Prio + 4'b0001 );
           			                                
70732      	rsnoc_z_T_C_S_C_L_R_Sp_F_16 uspf( .Found( IntRdy ) , .I( ~ CxtUsed ) , .O( NxtCxt ) , .P( Prio ) );
           	                                                                                                   
70733      	rsnoc_z_H_R_U_P_B_fe1433a7_A16 ubfe1433a7(
           	                                          
70734      		.Rx_0( NxtCxt )
           		               
70735      	,	.RxRdy( IntVld )
           	 	                
70736      	,	.RxVld( IntRdy )
           	 	                
70737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
70738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
70739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
70740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
70741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
70742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
70743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
70744      	,	.Sys_Pwr_Idle( )
           	 	                
70745      	,	.Sys_Pwr_WakeUp( )
           	 	                  
70746      	,	.Tx_0( u_afd2_0 )
           	 	                 
70747      	,	.TxRdy( NewVld )
           	 	                
70748      	,	.TxVld( NewRdy )
           	 	                
70749      	);
           	  
70750      	assign NewCxt = u_afd2_0;
           	                         
70751      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_16 ursrrerg(
           	                                         
70752      		.Clk( Sys_Clk )
           		               
70753      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
70754      	,	.Clk_En( Sys_Clk_En )
           	 	                     
70755      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
70756      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
70757      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
70758      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
70759      	,	.En( NewVld | FreeVld )
           	 	                       
70760      	,	.O( CxtUsed )
           	 	             
70761      	,	.Reset( { 16 { FreeVld }  } & FreeCxt )
           	 	                                       
70762      	,	.Set( { 16 { ( NewVld & NewRdy ) }  } & NewCxt )
           	 	                                                
70763      	);
           	  
70764      	assign Sys_Pwr_Idle = CxtUsed == 16'b0;
           	                                       
70765      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
70766      endmodule
                    
70767      
           
70768      `timescale 1ps/1ps
                             
70769      module rsnoc_z_H_R_G_T2_B_U_e584db3c (
                                                 
70770      	CrossB1
           	       
70771      ,	Rx_Data
            	       
70772      ,	Rx_Head
            	       
70773      ,	Rx_Rdy
            	      
70774      ,	Rx_Tail
            	       
70775      ,	Rx_Vld
            	      
70776      ,	Sys_Clk
            	       
70777      ,	Sys_Clk_ClkS
            	            
70778      ,	Sys_Clk_En
            	          
70779      ,	Sys_Clk_EnS
            	           
70780      ,	Sys_Clk_RetRstN
            	               
70781      ,	Sys_Clk_RstN
            	            
70782      ,	Sys_Clk_Tm
            	          
70783      ,	Sys_Pwr_Idle
            	            
70784      ,	Sys_Pwr_WakeUp
            	              
70785      ,	Tx_Data
            	       
70786      ,	Tx_Head
            	       
70787      ,	Tx_Rdy
            	      
70788      ,	Tx_Tail
            	       
70789      ,	Tx_Vld
            	      
70790      );
             
70791      	input  [11:0]  CrossB1         ;
           	                                
70792      	input  [215:0] Rx_Data         ;
           	                                
70793      	input          Rx_Head         ;
           	                                
70794      	output         Rx_Rdy          ;
           	                                
70795      	input          Rx_Tail         ;
           	                                
70796      	input          Rx_Vld          ;
           	                                
70797      	input          Sys_Clk         ;
           	                                
70798      	input          Sys_Clk_ClkS    ;
           	                                
70799      	input          Sys_Clk_En      ;
           	                                
70800      	input          Sys_Clk_EnS     ;
           	                                
70801      	input          Sys_Clk_RetRstN ;
           	                                
70802      	input          Sys_Clk_RstN    ;
           	                                
70803      	input          Sys_Clk_Tm      ;
           	                                
70804      	output         Sys_Pwr_Idle    ;
           	                                
70805      	output         Sys_Pwr_WakeUp  ;
           	                                
70806      	output [215:0] Tx_Data         ;
           	                                
70807      	output         Tx_Head         ;
           	                                
70808      	input          Tx_Rdy          ;
           	                                
70809      	output         Tx_Tail         ;
           	                                
70810      	output         Tx_Vld          ;
           	                                
70811      	wire [3:0]   u_1815                       ;
           	                                           
70812      	wire [3:0]   u_2357                       ;
           	                                           
70813      	wire [69:0]  u_294a                       ;
           	                                           
70814      	wire [30:0]  u_29d3_Addr                  ;
           	                                           
70815      	wire [2:0]   u_29d3_Echo                  ;
           	                                           
70816      	wire [6:0]   u_29d3_Len1                  ;
           	                                           
70817      	wire         u_29d3_Lock                  ;
           	                                           
70818      	wire [3:0]   u_29d3_Opc                   ;
           	                                           
70819      	wire [13:0]  u_29d3_RouteId               ;
           	                                           
70820      	wire [1:0]   u_29d3_Status                ;
           	                                           
70821      	wire [7:0]   u_29d3_User                  ;
           	                                           
70822      	wire [69:0]  u_51b4                       ;
           	                                           
70823      	wire [3:0]   u_54b9                       ;
           	                                           
70824      	wire [30:0]  u_64c1_Addr                  ;
           	                                           
70825      	wire [2:0]   u_64c1_Echo                  ;
           	                                           
70826      	wire [6:0]   u_64c1_Len1                  ;
           	                                           
70827      	wire         u_64c1_Lock                  ;
           	                                           
70828      	wire [3:0]   u_64c1_Opc                   ;
           	                                           
70829      	wire [13:0]  u_64c1_RouteId               ;
           	                                           
70830      	wire [1:0]   u_64c1_Status                ;
           	                                           
70831      	wire [7:0]   u_64c1_User                  ;
           	                                           
70832      	wire         u_6cae                       ;
           	                                           
70833      	wire [3:0]   u_7e3b                       ;
           	                                           
70834      	wire [145:0] u_9b55                       ;
           	                                           
70835      	wire [30:0]  u_a1a5                       ;
           	                                           
70836      	wire [3:0]   u_a33a                       ;
           	                                           
70837      	wire [3:0]   u_b175                       ;
           	                                           
70838      	wire [3:0]   u_c139                       ;
           	                                           
70839      	wire [143:0] u_c54c                       ;
           	                                           
70840      	wire         u_c7ab                       ;
           	                                           
70841      	reg  [1:0]   u_cc5c                       ;
           	                                           
70842      	wire [2:0]   u_dade                       ;
           	                                           
70843      	wire [3:0]   u_f586                       ;
           	                                           
70844      	wire [7:0]   u_fabc                       ;
           	                                           
70845      	wire [143:0] u_fc8c                       ;
           	                                           
70846      	wire         Abort                        ;
           	                                           
70847      	wire         Aborted                      ;
           	                                           
70848      	wire         Dbg_ABORTED                  ;
           	                                           
70849      	wire         Dbg_BURST_MAP_INCR_CROSSING  ;
           	                                           
70850      	wire         Dbg_BURST_MAP_WRAP_CROSSING  ;
           	                                           
70851      	wire         Dbg_LCKSEQ_NOTSUPPORTED      ;
           	                                           
70852      	wire         Dbg_PREBLCK_NOTSUPPORTED     ;
           	                                           
70853      	wire         Dbg_PRENULLRD_NOTSUPPORTED   ;
           	                                           
70854      	wire         Dbg_PRERDCONDWR_NOTSUPPORTED ;
           	                                           
70855      	wire         Dbg_STATUS_ERR               ;
           	                                           
70856      	wire         Err                          ;
           	                                           
70857      	wire [2:0]   ErrType                      ;
           	                                           
70858      	wire [7:0]   ErrTypeRaw                   ;
           	                                           
70859      	wire         LckSeqUnsupported            ;
           	                                           
70860      	wire         MaskPre                      ;
           	                                           
70861      	wire         NotLocked                    ;
           	                                           
70862      	wire [30:0]  RxAddr                       ;
           	                                           
70863      	wire [30:0]  RxDbg_Addr                   ;
           	                                           
70864      	wire [2:0]   RxDbg_Echo                   ;
           	                                           
70865      	wire [6:0]   RxDbg_Len1                   ;
           	                                           
70866      	wire         RxDbg_Lock                   ;
           	                                           
70867      	wire [3:0]   RxDbg_Opc                    ;
           	                                           
70868      	wire [13:0]  RxDbg_RouteId                ;
           	                                           
70869      	wire [1:0]   RxDbg_Status                 ;
           	                                           
70870      	wire [7:0]   RxDbg_User                   ;
           	                                           
70871      	wire         RxErr                        ;
           	                                           
70872      	wire [6:0]   RxLen1                       ;
           	                                           
70873      	wire         RxLock                       ;
           	                                           
70874      	reg          RxNullRd                     ;
           	                                           
70875      	wire [3:0]   RxOpc                        ;
           	                                           
70876      	wire         RxPre                        ;
           	                                           
70877      	wire         RxPreAbort                   ;
           	                                           
70878      	wire         RxPreBlck                    ;
           	                                           
70879      	wire         RxPreLock                    ;
           	                                           
70880      	wire         RxPreNullRd                  ;
           	                                           
70881      	wire         RxPreOne                     ;
           	                                           
70882      	wire         RxPreRdCondWr                ;
           	                                           
70883      	wire [1:0]   RxStatus                     ;
           	                                           
70884      	wire         RxUrg                        ;
           	                                           
70885      	wire         RxWrap                       ;
           	                                           
70886      	wire [30:0]  TxDbg_Addr                   ;
           	                                           
70887      	wire [2:0]   TxDbg_Echo                   ;
           	                                           
70888      	wire [6:0]   TxDbg_Len1                   ;
           	                                           
70889      	wire         TxDbg_Lock                   ;
           	                                           
70890      	wire [3:0]   TxDbg_Opc                    ;
           	                                           
70891      	wire [13:0]  TxDbg_RouteId                ;
           	                                           
70892      	wire [1:0]   TxDbg_Status                 ;
           	                                           
70893      	wire [7:0]   TxDbg_User                   ;
           	                                           
70894      	wire [69:0]  TxHdr                        ;
           	                                           
70895      	wire         TxLnkSeq                     ;
           	                                           
70896      	wire         TxLock                       ;
           	                                           
70897      	wire [3:0]   TxOpc                        ;
           	                                           
70898      	wire         TxPre                        ;
           	                                           
70899      	wire [1:0]   uu_cc5c_caseSel              ;
           	                                           
70900      	assign Tx_Head = Rx_Head;
           	                         
70901      	assign RxOpc = Rx_Data [200:197];
           	                                 
70902      	assign RxPre = RxOpc == 4'b1000;
           	                                
70903      	assign RxLen1 = Rx_Data [194:188];
           	                                  
70904      	assign u_9b55 = Rx_Data [145:0];
           	                                
70905      	assign u_c54c = u_9b55 [143:0];
           	                               
70906      	assign u_fc8c = u_c54c;
           	                       
70907      	assign u_54b9 = u_fc8c [142:139];
           	                                 
70908      	assign u_f586 = u_54b9;
           	                       
70909      	assign RxPreBlck = RxPre & ( | RxLen1 ) & u_f586 == 4'b1110;
           	                                                            
70910      	assign RxPreOne = RxPre & RxLen1 == 7'b0;
           	                                         
70911      	assign RxAddr = Rx_Data [187:157];
           	                                  
70912      	assign u_a33a = RxAddr [3:0];
           	                             
70913      	assign u_b175 = u_a33a;
           	                       
70914      	assign RxPreNullRd = RxPreOne & u_b175 == 4'b0010;
           	                                                  
70915      	assign u_1815 = RxAddr [3:0];
           	                             
70916      	assign u_c139 = u_1815;
           	                       
70917      	assign RxPreRdCondWr = RxPreOne & u_c139 == 4'b0011;
           	                                                    
70918      	assign u_7e3b = RxAddr [3:0];
           	                             
70919      	assign u_2357 = u_7e3b;
           	                       
70920      	assign RxPreLock = RxPreOne & u_2357 == 4'b0001;
           	                                                
70921      	assign RxLock = Rx_Data [215];
           	                              
70922      	assign RxPreAbort = RxPre & ~ RxLock;
           	                                     
70923      	assign u_c7ab = ~ TxLnkSeq & RxPreAbort;
           	                                        
70924      	assign MaskPre = ( RxPreBlck | RxPreNullRd | RxPreRdCondWr | RxPreLock | u_c7ab ) & Rx_Head | u_6cae;
           	                                                                                                     
70925      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
70926      	assign RxStatus = Rx_Data [196:195];
           	                                    
70927      	assign RxErr = RxStatus == 2'b01;
           	                                 
70928      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
70929      	assign u_a1a5 = RxAddr + { 24'b0 , RxLen1 };
           	                                            
70930      	assign Dbg_BURST_MAP_INCR_CROSSING = ~ RxWrap & ( RxAddr [11:0] & CrossB1 ) != ( u_a1a5 [11:0] & CrossB1 );
           	                                                                                                           
70931      	assign Dbg_BURST_MAP_WRAP_CROSSING = RxWrap & ( | ( { 5'b0 , RxLen1 } & CrossB1 ) );
           	                                                                                    
70932      	assign RxUrg = RxOpc == 4'b1001;
           	                                
70933      	assign Err =
           	            
70934      			( RxPreBlck | RxPreNullRd | RxPreRdCondWr | LckSeqUnsupported | Aborted | RxErr | Dbg_BURST_MAP_INCR_CROSSING | Dbg_BURST_MAP_WRAP_CROSSING )
           			                                                                                                                                             
70935      		&	~ RxUrg;
           		 	        
70936      	assign TxHdr =
           	              
70937      		{	RxLock & ( RxPre | TxLnkSeq & ~ Abort )
           		 	                                       
70938      		,	Rx_Data [214:201]
           		 	                 
70939      		,	Abort ? 4'b1000 : RxOpc
           		 	      <font color = "red">-1-</font>  
           		 	      <font color = "red">==></font>  
           		 	      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70635      	wire       EHi  ;
           	                 
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70609      	input         Clk_En      ;
           	<font color = "green">-1-</font>                           
70610      	input         Clk_EnS     ;
           <font color = "green">	==></font>
70611      	input         Clk_RetRstN ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70617      	input  [15:0] Set         ;
           	<font color = "green">-1-</font>                           
70618      	wire [15:0] RegIn ;
           <font color = "green">	==></font>
70619      	reg  [15:0] O     ;
           	<font color = "red">-2-</font>                   
70620      	assign RegIn = ( O | Set ) & ~ Reset;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70624      		else if ( En )
           		     <font color = "green">-1-</font>  
70625      			O <= #1.0 ( RegIn );
           <font color = "green">			==></font>
70626      endmodule
           <font color = "red">-2-</font>         
70627      
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70631      	output       Found ;
           	<font color = "green">-1-</font>                    
70632      	input  [7:0] I     ;
           <font color = "green">	==></font>
70633      	output [7:0] O     ;
           	<font color = "red">-2-</font>                    
70634      	input  [2:0] P     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
70638      	wire       FLo  ;
           	<font color = "green">-1-</font>                 
70639      	wire [3:0] IHi  ;
           <font color = "green">	==></font>
70640      	wire [3:0] ILo  ;
           	<font color = "red">-2-</font>                 
70641      	wire [3:0] OHi  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_304626">
    <li>
      <a href="#inst_tag_304626_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_304626_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_304626_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_304626_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_304627">
    <li>
      <a href="#inst_tag_304627_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_304627_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_304627_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_304627_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_304628">
    <li>
      <a href="#inst_tag_304628_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_304628_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_304628_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_304628_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_304629">
    <li>
      <a href="#inst_tag_304629_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_304629_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_304629_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_304629_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_0ef2c452_A64041200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
