;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -51, <-20
	SUB -3, <-20
	ADD 124, -49
	SLT 120, 9
	SUB -81, <20
	SUB 207, <-183
	SUB -81, <20
	SUB @121, 106
	SPL @304, @-2
	SUB @121, 106
	SUB @-127, 100
	ADD 270, 60
	SUB @821, <100
	SUB @-127, 100
	SUB @-127, 100
	SUB 300, <0
	SUB 300, <0
	SUB @123, 100
	SUB #12, @200
	ADD 230, 2
	SUB #1, <6
	SUB @121, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SLT 11, 20
	SUB @210, 100
	SUB -207, <-120
	ADD 210, 61
	ADD 210, 61
	CMP @123, 100
	SUB @127, 106
	MOV -1, <-30
	SUB #12, @200
	ADD 120, 9
	SUB 0, 2
	SUB -320, @0
	SUB 0, 2
	SPL -3, @-20
	SPL -3, @-20
	JMZ <423, 100
	CMP -207, <-120
	SPL -3, @-20
	CMP -207, <-120
	CMP -207, <-120
