INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
WARNING: [VRFC 10-3380] identifier 'dm_addr' is used before its declaration [E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/lab3.v:73]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/lab3.v:199]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/lab3.v:201]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/lab3.v:270]
WARNING: [VRFC 10-3380] identifier 'dout' is used before its declaration [E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/lab3.v:271]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/lab3/lab3.srcs/sim_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lab3
