EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# NXP Semiconductors PCA9506DGG,512
#
DEF PCA9506DGG,512 U 0 40 Y Y 2 L N
F0 "U" 0 200 50 H V L CNN 
F1 "PCA9506DGG,512" 0 300 50 H V L CNN 
F2 "NXP_Semiconductors-PCA9506DGG,512-*" 0 400 50 H I L CNN 
F3 "http://www.nxp.com/documents/data_sheet/PCA9505_9506.pdf" 0 500 50 H I L CNN 
F4 "Manufacturer URL" 0 600 50 H I L CNN "Component Link 1 Description"
F5 "http://www.nxp.com/" 0 700 50 H I L CNN "Component Link 1 URL"
F6 "Package Specification" 0 800 50 H I L CNN "Component Link 3 Description"
F7 "http://www.nxp.com/documents/outline_drawing/sot364-1_po.pdf" 0 900 50 H I L CNN "Component Link 3 URL"
F8 "Rev. 4" 0 1000 50 H I L CNN "Datasheet Version"
F9 "300 uA Max." 0 1100 50 H I L CNN "IDD 5 5 V"
F10 "Surface Mount" 0 1200 50 H I L CNN "Mounting Technology"
F11 "40" 0 1300 50 H I L CNN "Nr of Bits"
F12 "-40 to 85 degC" 0 1400 50 H I L CNN "Operating Temperature Range"
F13 "56-Pin Plastic Thin Shrink Small Outline Package, Body 14 x 6.1 mm, Pitch 0.50 mm" 0 1500 50 H I L CNN "Package Description"
F14 "Feb-03" 0 1600 50 H I L CNN "Package Version"
F15 "Tube" 0 1700 50 H I L CNN "Packing"
F16 "2.3 to 5.5 V" 0 1800 50 H I L CNN "VDD"
F17 "IC" 0 1900 50 H I L CNN "category"
F18 "1226982" 0 2000 50 H I L CNN "ciiva ids"
F19 "e7f29774a411d698" 0 2100 50 H I L CNN "library id"
F20 "NXP Semiconductors" 0 2200 50 H I L CNN "manufacturer"
F21 "1415010237" 0 2300 50 H I L CNN "release date"
F22 "Yes" 0 2400 50 H I L CNN "rohs"
F23 "C1D2AAE7-90A0-4313-AE90-74CFF313FAFD" 0 2500 50 H I L CNN "vault revision"
F24 "400 kHz Max." 0 2600 50 H I L CNN "fSCLFast mode"
F25 "100 kHz Max." 0 2700 50 H I L CNN "fSCLStandard mode"
F26 "yes" 0 2800 50 H I L CNN "imported"
DRAW
X IO0_0 3 100 0 100 R 40 40 1 1 B 
X IO0_1 4 100 -100 100 R 40 40 1 1 B 
X IO0_2 5 100 -200 100 R 40 40 1 1 B 
X IO0_3 7 100 -300 100 R 40 40 1 1 B 
X IO0_4 8 100 -400 100 R 40 40 1 1 B 
X IO0_5 9 100 -500 100 R 40 40 1 1 B 
X IO0_6 10 100 -600 100 R 40 40 1 1 B 
X IO0_7 12 100 -700 100 R 40 40 1 1 B 
X IO1_0 13 1100 0 100 L 40 40 1 1 B 
X IO1_1 14 1100 -100 100 L 40 40 1 1 B 
X IO1_2 15 1100 -200 100 L 40 40 1 1 B 
X IO1_3 16 1100 -300 100 L 40 40 1 1 B 
X IO1_4 17 1100 -400 100 L 40 40 1 1 B 
X IO1_5 19 1100 -500 100 L 40 40 1 1 B 
X IO1_6 20 1100 -600 100 L 40 40 1 1 B 
X IO1_7 21 1100 -700 100 L 40 40 1 1 B 
X IO2_0 22 100 -900 100 R 40 40 1 1 B 
X IO2_1 24 100 -1000 100 R 40 40 1 1 B 
X IO2_2 25 100 -1100 100 R 40 40 1 1 B 
X IO2_3 26 100 -1200 100 R 40 40 1 1 B 
X IO2_4 31 100 -1300 100 R 40 40 1 1 B 
X IO2_5 32 100 -1400 100 R 40 40 1 1 B 
X IO2_6 33 100 -1500 100 R 40 40 1 1 B 
X IO2_7 35 100 -1600 100 R 40 40 1 1 B 
X IO3_0 36 1100 -900 100 L 40 40 1 1 B 
X IO3_1 37 1100 -1000 100 L 40 40 1 1 B 
X IO3_2 38 1100 -1100 100 L 40 40 1 1 B 
X IO3_3 40 1100 -1200 100 L 40 40 1 1 B 
X IO3_4 41 1100 -1300 100 L 40 40 1 1 B 
X IO3_5 42 1100 -1400 100 L 40 40 1 1 B 
X IO3_6 43 1100 -1500 100 L 40 40 1 1 B 
X IO3_7 44 1100 -1600 100 L 40 40 1 1 B 
X IO4_0 45 100 -1800 100 R 40 40 1 1 B 
X IO4_1 47 100 -1900 100 R 40 40 1 1 B 
X IO4_2 48 100 -2000 100 R 40 40 1 1 B 
X IO4_3 49 100 -2100 100 R 40 40 1 1 B 
X IO4_4 50 100 -2200 100 R 40 40 1 1 B 
X IO4_5 52 100 -2300 100 R 40 40 1 1 B 
X IO4_6 53 100 -2400 100 R 40 40 1 1 B 
X IO4_7 54 100 -2500 100 R 40 40 1 1 B 
S 200 100 1000 -2600 1 1 0 f
X SDA 1 100 -100 100 R 40 40 2 1 B 
X SCL 2 100 0 100 R 40 40 2 1 I C
X VSS 6 1100 -800 100 L 40 40 2 1 W 
X VSS 11 1100 -900 100 L 40 40 2 1 W 
X VDD 18 100 -1200 100 R 40 40 2 1 W 
X VSS 23 1100 -1000 100 L 40 40 2 1 W 
X A0 27 100 -300 100 R 40 40 2 1 I 
X A1 28 100 -400 100 R 40 40 2 1 I 
X A2 29 100 -500 100 R 40 40 2 1 I 
X ~OE~ 30 100 -900 100 R 40 40 2 1 I 
X VSS 34 1100 -1100 100 L 40 40 2 1 W 
X VSS 39 1100 -1200 100 L 40 40 2 1 W 
X VDD 46 100 -1300 100 R 40 40 2 1 W 
X VSS 51 1100 -1300 100 L 40 40 2 1 W 
X ~INT~ 55 100 -1000 100 R 40 40 2 1 C 
X ~RESET~ 56 100 -700 100 R 40 40 2 1 I 
S 200 100 1000 -1400 2 1 0 f
ENDDRAW
ENDDEF
#
# End Library
