WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250105 cumulative IPC: 4 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14454763 heartbeat IPC: 1.058 cumulative IPC: 0.6094 (Simulation time: 00 hr 01 min 32 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30835375 heartbeat IPC: 0.6105 cumulative IPC: 0.6101 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 47220074 heartbeat IPC: 0.6103 cumulative IPC: 0.6102 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 63580926 heartbeat IPC: 0.6112 cumulative IPC: 0.6105 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 79889349 heartbeat IPC: 0.6132 cumulative IPC: 0.6111 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 96209713 heartbeat IPC: 0.6127 cumulative IPC: 0.6114 (Simulation time: 00 hr 07 min 00 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv492.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000002 cycles: 112522526 heartbeat IPC: 0.613 cumulative IPC: 0.6116 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 128829208 heartbeat IPC: 0.6132 cumulative IPC: 0.6118 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 145150714 heartbeat IPC: 0.6127 cumulative IPC: 0.6119 (Simulation time: 00 hr 10 min 16 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 161455834 heartbeat IPC: 0.6133 cumulative IPC: 0.6121 (Simulation time: 00 hr 11 min 22 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 163359920 cumulative IPC: 0.6121 (Simulation time: 00 hr 11 min 54 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 163359920 cumulative IPC: 0.6121 (Simulation time: 00 hr 11 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv492.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6121 instructions: 100000002 cycles: 163359920
CPU 0 Branch Prediction Accuracy: 70.7% MPKI: 52.02 Average ROB Occupancy at Mispredict: 3.458
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.533
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 1.65
BRANCH_INDIRECT_CALL: 2.27
BRANCH_RETURN: 1.36

L1D TOTAL        ACCESS:   34888013 HIT:   31198486 MISS:    3689527
L1D LOAD         ACCESS:   20879783 HIT:   18811268 MISS:    2068515
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14007430 HIT:   12387217 MISS:    1620213
L1D TRANSLATION  ACCESS:        800 HIT:          1 MISS:        799
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.738 cycles
L1I TOTAL        ACCESS:   13623273 HIT:    5303701 MISS:    8319572
L1I LOAD         ACCESS:   13623273 HIT:    5303701 MISS:    8319572
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.342 cycles
L2C TOTAL        ACCESS:   10014990 HIT:    9661141 MISS:     353849
L2C LOAD         ACCESS:    8315866 HIT:    7975022 MISS:     340844
L2C RFO          ACCESS:     586457 HIT:     581050 MISS:       5407
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1111872 HIT:    1104814 MISS:       7058
L2C TRANSLATION  ACCESS:        795 HIT:        255 MISS:        540
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 23.87 cycles
LLC TOTAL        ACCESS:     356948 HIT:     349275 MISS:       7673
LLC LOAD         ACCESS:     340844 HIT:     333260 MISS:       7584
LLC RFO          ACCESS:       5407 HIT:       5386 MISS:         21
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      10157 HIT:      10157 MISS:          0
LLC TRANSLATION  ACCESS:        540 HIT:        472 MISS:         68
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 195.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27854045 HIT:   26732096 MISS:    1121949
cpu0_DTLB LOAD         ACCESS:   27854045 HIT:   26732096 MISS:    1121949
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.779 cycles
cpu0_ITLB TOTAL        ACCESS:   12080277 HIT:    9708564 MISS:    2371713
cpu0_ITLB LOAD         ACCESS:   12080277 HIT:    9708564 MISS:    2371713
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.951 cycles
cpu0_STLB TOTAL        ACCESS:    2118075 HIT:    2117291 MISS:        784
cpu0_STLB LOAD         ACCESS:    2118075 HIT:    2117291 MISS:        784
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 63.54 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3446
  ROW_BUFFER_MISS:       4227
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
