
*** Running vivado
    with args -log design_2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2601.918 ; gain = 144.070 ; free physical = 1306 ; free virtual = 2802
Command: link_design -top design_2_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Addr_Counter_0_0_1/design_2_Addr_Counter_0_0.dcp' for cell 'design_2_i/Addr_Counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Addr_ctrl_0_0_1/design_2_Addr_ctrl_0_0.dcp' for cell 'design_2_i/Addr_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_CTRL_0_0_1/design_2_CTRL_0_0.dcp' for cell 'design_2_i/CTRL_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Comp_27_0_0_1/design_2_Comp_27_0_0.dcp' for cell 'design_2_i/Comp_27_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Counter_27_0_0_1/design_2_Counter_27_0_0.dcp' for cell 'design_2_i/Counter_27_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_Gripper_ctrl_0_0_1/design_2_Gripper_ctrl_0_0.dcp' for cell 'design_2_i/Gripper_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_LUT_0_0_1/design_2_LUT_0_0.dcp' for cell 'design_2_i/LUT_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_clk_divider_0_0_1/design_2_clk_divider_0_0.dcp' for cell 'design_2_i/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_clk_divider_UART_0_0_1/design_2_clk_divider_UART_0_0.dcp' for cell 'design_2_i/clk_divider_UART_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_fsm_intr_0_0_1/design_2_fsm_intr_0_0.dcp' for cell 'design_2_i/fsm_intr_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_print_data_reg_0_0_1/design_2_print_data_reg_0_0.dcp' for cell 'design_2_i/print_data_reg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_print_reg_0_0_1/design_2_print_reg_0_0.dcp' for cell 'design_2_i/print_reg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.gen/sources_1/bd/design_2/ip/design_2_tx_mod_0_0_1/design_2_tx_mod_0_0.dcp' for cell 'design_2_i/tx_mod_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2601.918 ; gain = 0.000 ; free physical = 984 ; free virtual = 2512
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]
WARNING: [Vivado 12-584] No ports matched 'next_reg_switch'. [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.srcs/constrs_1/new/const1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.918 ; gain = 0.000 ; free physical = 886 ; free virtual = 2415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2601.918 ; gain = 0.000 ; free physical = 886 ; free virtual = 2415
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2601.918 ; gain = 0.000 ; free physical = 867 ; free virtual = 2398

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1649dd7d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2678.719 ; gain = 76.801 ; free physical = 482 ; free virtual = 2028

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fc15f211

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1851
INFO: [Opt 31-389] Phase Retarget created 39 cells and removed 52 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 125cca07e

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1852
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 68 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1456b5853

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1852
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_2_i/CTRL_0/U0/data_ready_BUFG_inst to drive 226 load(s) on clock net design_2_i/CTRL_0/U0/data_ready_BUFG
INFO: [Opt 31-194] Inserted BUFG design_2_i/clk_divider_0/U0/clk_div_BUFG_inst to drive 205 load(s) on clock net design_2_i/clk_divider_0/U0/clk_div_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 67 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1d0c24441

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 305 ; free virtual = 1852
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d0c24441

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 305 ; free virtual = 1852
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d0c24441

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 305 ; free virtual = 1852
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              39  |              52  |                                              0  |
|  Constant propagation         |              29  |              68  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1852
Ending Logic Optimization Task | Checksum: 153a6700c

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 305 ; free virtual = 1852

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 153a6700c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 305 ; free virtual = 1852

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 153a6700c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1852

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1852
Ending Netlist Obfuscation Task | Checksum: 153a6700c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2856.656 ; gain = 0.000 ; free physical = 306 ; free virtual = 1852
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.656 ; gain = 254.738 ; free physical = 306 ; free virtual = 1852
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2896.676 ; gain = 0.000 ; free physical = 302 ; free virtual = 1850
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 223 ; free virtual = 1779
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9c69dc98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 223 ; free virtual = 1779
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 223 ; free virtual = 1779

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7b96bbda

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 249 ; free virtual = 1811

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e870bea8

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 248 ; free virtual = 1811

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e870bea8

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 248 ; free virtual = 1811
Phase 1 Placer Initialization | Checksum: e870bea8

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 247 ; free virtual = 1810

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e870bea8

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 245 ; free virtual = 1809

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e870bea8

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 245 ; free virtual = 1810

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e870bea8

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 245 ; free virtual = 1810

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 92cc1f04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 215 ; free virtual = 1781
Phase 2 Global Placement | Checksum: 92cc1f04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 215 ; free virtual = 1781

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 92cc1f04

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 215 ; free virtual = 1781

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152613c70

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 214 ; free virtual = 1780

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b031cf41

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 215 ; free virtual = 1781

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174f83206

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 215 ; free virtual = 1781

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ea6919c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1777

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ea6919c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1777

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ea6919c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1777
Phase 3 Detail Placement | Checksum: 1ea6919c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ea6919c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ea6919c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 211 ; free virtual = 1778

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ea6919c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 211 ; free virtual = 1778
Phase 4.3 Placer Reporting | Checksum: 1ea6919c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 211 ; free virtual = 1778

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 211 ; free virtual = 1778

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 211 ; free virtual = 1778
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 246cb317a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1778
Ending Placer Task | Checksum: 149cb71f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:03 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 210 ; free virtual = 1778
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 227 ; free virtual = 1797
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 221 ; free virtual = 1792
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 227 ; free virtual = 1800
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 193 ; free virtual = 1769
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9627b9ad ConstDB: 0 ShapeSum: b3a3b846 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 78e19eea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 145 ; free virtual = 1638
Post Restoration Checksum: NetGraph: 496c3b5f NumContArr: 2f75638b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 78e19eea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 120 ; free virtual = 1603

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 78e19eea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3084.730 ; gain = 0.000 ; free physical = 122 ; free virtual = 1603
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1001961d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3087.430 ; gain = 2.699 ; free physical = 169 ; free virtual = 1594

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 775
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 774
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1001961d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 169 ; free virtual = 1594
Phase 3 Initial Routing | Checksum: 644d54e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 168 ; free virtual = 1595

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1165ffc13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 166 ; free virtual = 1593
Phase 4 Rip-up And Reroute | Checksum: 1165ffc13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 166 ; free virtual = 1593

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1165ffc13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 166 ; free virtual = 1593

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1165ffc13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 166 ; free virtual = 1593
Phase 6 Post Hold Fix | Checksum: 1165ffc13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 166 ; free virtual = 1593

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0900383 %
  Global Horizontal Routing Utilization  = 0.091954 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1165ffc13

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 167 ; free virtual = 1593

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1165ffc13

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.484 ; gain = 8.754 ; free physical = 166 ; free virtual = 1593

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b931bf25

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3125.500 ; gain = 40.770 ; free physical = 166 ; free virtual = 1593
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3125.500 ; gain = 40.770 ; free physical = 204 ; free virtual = 1631

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3125.500 ; gain = 40.770 ; free physical = 199 ; free virtual = 1629
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3125.500 ; gain = 0.000 ; free physical = 194 ; free virtual = 1626
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/CTRL_0/U0/MOSI_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_2_i/CTRL_0/U0/MOSI_reg_i_2/O, cell design_2_i/CTRL_0/U0/MOSI_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/CTRL_0/U0/SCLK_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_2_i/CTRL_0/U0/SCLK_reg_i_2/O, cell design_2_i/CTRL_0/U0/SCLK_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/CTRL_0/U0/cs_reg_i_1_n_0 is a gated clock net sourced by a combinational pin design_2_i/CTRL_0/U0/cs_reg_i_1/O, cell design_2_i/CTRL_0/U0/cs_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/CTRL_0/U0/data1_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin design_2_i/CTRL_0/U0/data1_reg[7]_i_2/O, cell design_2_i/CTRL_0/U0/data1_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/daniel/Documents/SDU/1.Semester_msc/Embedded/miniProject/EmbeddedSystems/IMU_SPI_UART/project_imu_spi_uart/project_imu_spi_uart.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Dec 31 02:01:57 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3452.762 ; gain = 174.914 ; free physical = 459 ; free virtual = 1599
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 02:01:57 2021...
