{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 02:05:32 2013 " "Info: Processing started: Wed Dec 18 02:05:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk2\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register alu:inst13\|d\[0\] 25.06 MHz 39.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 25.06 MHz between source register \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"alu:inst13\|d\[0\]\" (period= 39.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.300 ns + Longest register register " "Info: + Longest register to register delay is 38.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_C26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(12.600 ns) 17.000 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 2 MEM EC1_D 1 " "Info: 2: + IC(4.400 ns) + CELL(12.600 ns) = 17.000 ns; Loc. = EC1_D; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 19.500 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] 3 MEM EC1_D 18 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 19.500 ns; Loc. = EC1_D; Fanout = 18; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 25.200 ns alu:inst13\|Mux17~0 4 COMB LC1_D26 8 " "Info: 4: + IC(3.000 ns) + CELL(2.700 ns) = 25.200 ns; Loc. = LC1_D26; Fanout = 8; COMB Node = 'alu:inst13\|Mux17~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst13|Mux17~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 30.700 ns alu:inst13\|Mux24~0 5 COMB LC8_D25 1 " "Info: 5: + IC(2.800 ns) + CELL(2.700 ns) = 30.700 ns; Loc. = LC8_D25; Fanout = 1; COMB Node = 'alu:inst13\|Mux24~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { alu:inst13|Mux17~0 alu:inst13|Mux24~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 33.900 ns alu:inst13\|Mux24~1 6 COMB LC4_D25 1 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 33.900 ns; Loc. = LC4_D25; Fanout = 1; COMB Node = 'alu:inst13\|Mux24~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst13|Mux24~0 alu:inst13|Mux24~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.700 ns) 38.300 ns alu:inst13\|d\[0\] 7 REG LC6_D24 2 " "Info: 7: + IC(2.700 ns) + CELL(1.700 ns) = 38.300 ns; Loc. = LC6_D24; Fanout = 2; REG Node = 'alu:inst13\|d\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { alu:inst13|Mux24~1 alu:inst13|d[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/alu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.900 ns ( 65.01 % ) " "Info: Total cell delay = 24.900 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.400 ns ( 34.99 % ) " "Info: Total interconnect delay = 13.400 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.300 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst13|Mux17~0 alu:inst13|Mux24~0 alu:inst13|Mux24~1 alu:inst13|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.300 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} alu:inst13|Mux17~0 {} alu:inst13|Mux24~0 {} alu:inst13|Mux24~1 {} alu:inst13|d[0] {} } { 0.000ns 4.400ns 0.000ns 3.000ns 2.800ns 0.500ns 2.700ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.400 ns - Smallest " "Info: - Smallest clock skew is 2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk2 2 REG LC1_I9 17 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I9; Fanout = 17; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.700 ns) + CELL(0.000 ns) 17.100 ns alu:inst13\|d\[0\] 3 REG LC6_D24 2 " "Info: 3: + IC(8.700 ns) + CELL(0.000 ns) = 17.100 ns; Loc. = LC6_D24; Fanout = 2; REG Node = 'alu:inst13\|d\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { clock_splitter:inst2|out_clk2 alu:inst13|d[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/alu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 25.15 % ) " "Info: Total cell delay = 4.300 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 74.85 % ) " "Info: Total interconnect delay = 12.800 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk clock_splitter:inst2|out_clk2 alu:inst13|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} alu:inst13|d[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.700 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC2_I9 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_I9; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.000 ns) 14.700 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_C26 13 " "Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 14.700 ns; Loc. = LC1_C26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.25 % ) " "Info: Total cell delay = 4.300 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 70.75 % ) " "Info: Total interconnect delay = 10.400 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk clock_splitter:inst2|out_clk2 alu:inst13|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} alu:inst13|d[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/alu.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.300 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] alu:inst13|Mux17~0 alu:inst13|Mux24~0 alu:inst13|Mux24~1 alu:inst13|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.300 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[13] {} alu:inst13|Mux17~0 {} alu:inst13|Mux24~0 {} alu:inst13|Mux24~1 {} alu:inst13|d[0] {} } { 0.000ns 4.400ns 0.000ns 3.000ns 2.800ns 0.500ns 2.700ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { clk clock_splitter:inst2|out_clk2 alu:inst13|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk2 {} alu:inst13|d[0] {} } { 0.000ns 0.000ns 4.100ns 8.700ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk imm\[0\] PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 50.000 ns register " "Info: tco from clock \"clk\" to destination pin \"imm\[0\]\" through register \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" is 50.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC2_I9 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_I9; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(0.000 ns) 14.700 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_C26 13 " "Info: 3: + IC(6.300 ns) + CELL(0.000 ns) = 14.700 ns; Loc. = LC1_C26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 29.25 % ) " "Info: Total cell delay = 4.300 ns ( 29.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.400 ns ( 70.75 % ) " "Info: Total interconnect delay = 10.400 ns ( 70.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.900 ns + Longest register pin " "Info: + Longest register to pin delay is 33.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_C26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 15.400 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 2 MEM EC3_C 1 " "Info: 2: + IC(2.800 ns) + CELL(12.600 ns) = 15.400 ns; Loc. = EC3_C; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.900 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 3 MEM EC3_C 9 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.900 ns; Loc. = EC3_C; Fanout = 9; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 26.400 ns imm\[0\]~2 4 COMB LC3_D23 1 " "Info: 4: + IC(6.100 ns) + CELL(2.400 ns) = 26.400 ns; Loc. = LC3_D23; Fanout = 1; COMB Node = 'imm\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] imm[0]~2 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -40 2664 2840 -24 "imm\[5..0\]" "" } { 176 1432 1489 192 "imm\[5..0\]" "" } { 184 2200 2288 200 "imm\[5..0\]" "" } { -48 2600 2672 -32 "imm\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.000 ns) 33.900 ns imm\[0\] 5 PIN PIN_97 0 " "Info: 5: + IC(2.500 ns) + CELL(5.000 ns) = 33.900 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'imm\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { imm[0]~2 imm[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { -40 2664 2840 -24 "imm\[5..0\]" "" } { 176 1432 1489 192 "imm\[5..0\]" "" } { 184 2200 2288 200 "imm\[5..0\]" "" } { -48 2600 2672 -32 "imm\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.500 ns ( 66.37 % ) " "Info: Total cell delay = 22.500 ns ( 66.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.400 ns ( 33.63 % ) " "Info: Total interconnect delay = 11.400 ns ( 33.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.900 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] imm[0]~2 imm[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.900 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} imm[0]~2 {} imm[0] {} } { 0.000ns 2.800ns 0.000ns 6.100ns 2.500ns } { 0.000ns 12.600ns 2.500ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 6.300ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.900 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] imm[0]~2 imm[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.900 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} imm[0]~2 {} imm[0] {} } { 0.000ns 2.800ns 0.000ns 6.100ns 2.500ns } { 0.000ns 12.600ns 2.500ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 02:05:32 2013 " "Info: Processing ended: Wed Dec 18 02:05:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
