#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 24 17:12:01 2025
# Process ID: 13364
# Current directory: D:/workspace/vga_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14156 D:\workspace\vga_project\vga_project.xpr
# Log file: D:/workspace/vga_project/vivado.log
# Journal file: D:/workspace/vga_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workspace/vga_project/vga_project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/workspace/vga_project/vga_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/workspace/vga_project/vga_project.srcs/sources_1/new
close [ open D:/workspace/vga_project/vga_project.srcs/sources_1/new/Core.sv w ]
add_files D:/workspace/vga_project/vga_project.srcs/sources_1/new/Core.sv
update_compile_order -fileset sources_1
close [ open D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_compare.sv w ]
add_files D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_compare.sv
update_compile_order -fileset sources_1
close [ open D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_lockon.sv w ]
add_files D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_lockon.sv
update_compile_order -fileset sources_1
close [ open D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_coordinate.sv w ]
add_files D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_coordinate.sv
update_compile_order -fileset sources_1
close [ open D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv w ]
add_files D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv
update_compile_order -fileset sources_1
set_property top VGA_TOP [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: VGA_TOP
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.957 ; gain = 252.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_TOP' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/pclk_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/pclk_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Syncher' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:20]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:20]
INFO: [Synth 8-6157] synthesizing module 'vgaDecoder' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:55]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vgaDecoder' (3#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Syncher' (4#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Mem_Controller' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/OV7670_Mem_Controller.sv:3]
	Parameter H_PIXELS bound to: 160 - type: integer 
	Parameter V_PIXELS bound to: 120 - type: integer 
	Parameter FRAME_SIZE bound to: 19200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Mem_Controller' (5#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/OV7670_Mem_Controller.sv:3]
WARNING: [Synth 8-689] width (17) of port connection 'wAddr' does not match port width (15) of module 'OV7670_Mem_Controller' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:64]
INFO: [Synth 8-6157] synthesizing module 'buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gray_filter' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'gray_filter' (6#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:62]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (8#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:3]
WARNING: [Synth 8-689] width (17) of port connection 'wAddr' does not match port width (15) of module 'buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:72]
WARNING: [Synth 8-689] width (17) of port connection 'rAddr' does not match port width (15) of module 'buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:77]
INFO: [Synth 8-6157] synthesizing module 'motion_compare' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_compare.sv:3]
	Parameter THRESHOLD bound to: 8'b00001010 
INFO: [Synth 8-6155] done synthesizing module 'motion_compare' (9#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_compare.sv:3]
INFO: [Synth 8-6157] synthesizing module 'motion_display' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_coordinate.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'motion_display' (10#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_coordinate.sv:5]
WARNING: [Synth 8-689] width (17) of port connection 'addr' does not match port width (15) of module 'motion_display' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'VGA_TOP' (11#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.449 ; gain = 330.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.449 ; gain = 330.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.449 ; gain = 330.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1562.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1784.391 ; gain = 552.688
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.488 ; gain = 700.504
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1819.465 ; gain = 27.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_TOP' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/pclk_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (1#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/pclk_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Syncher' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:20]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (2#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:20]
INFO: [Synth 8-6157] synthesizing module 'vgaDecoder' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:55]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vgaDecoder' (3#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Syncher' (4#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/VGA_Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Mem_Controller' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/OV7670_Mem_Controller.sv:3]
	Parameter H_PIXELS bound to: 160 - type: integer 
	Parameter V_PIXELS bound to: 120 - type: integer 
	Parameter FRAME_SIZE bound to: 19200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Mem_Controller' (5#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/OV7670_Mem_Controller.sv:3]
WARNING: [Synth 8-689] width (17) of port connection 'wAddr' does not match port width (15) of module 'OV7670_Mem_Controller' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:64]
INFO: [Synth 8-6157] synthesizing module 'buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gray_filter' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'gray_filter' (6#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:62]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (8#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/imports/project/frame_buffer.sv:3]
WARNING: [Synth 8-689] width (17) of port connection 'wAddr' does not match port width (15) of module 'buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:72]
WARNING: [Synth 8-689] width (17) of port connection 'rAddr' does not match port width (15) of module 'buffer' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:77]
INFO: [Synth 8-6157] synthesizing module 'motion_compare' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_compare.sv:3]
	Parameter THRESHOLD bound to: 8'b00001010 
INFO: [Synth 8-6155] done synthesizing module 'motion_compare' (9#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_compare.sv:3]
INFO: [Synth 8-6157] synthesizing module 'motion_display' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_coordinate.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'motion_display' (10#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/new/motion_coordinate.sv:5]
WARNING: [Synth 8-689] width (17) of port connection 'addr' does not match port width (15) of module 'motion_display' [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'VGA_TOP' (11#1) [D:/workspace/vga_project/vga_project.srcs/sources_1/new/VGA_TOP.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1885.754 ; gain = 93.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.777 ; gain = 102.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1894.777 ; gain = 102.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1903.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1903.945 ; gain = 111.488
add_files -fileset constrs_1 -norecurse D:/workspace/251121_VGA_OV7670/251121_VGA_OV7670.srcs/constrs_1/imports/1121/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 D:/workspace/251121_VGA_OV7670/251121_VGA_OV7670.srcs/constrs_1/imports/1121/MY_Basys-3-Master.xdc
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 24 18:18:42 2025...
