{
  "design": {
    "design_info": {
      "boundary_crc": "0xD8AA0F067B746B0B",
      "device": "xcvu9p_CIV-fsgd2104-1-e",
      "gen_directory": "../../../../MemoryAccess.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "ddr3_0": "",
      "xdma_0": "",
      "util_ds_buf": "",
      "xdma_0_axi_periph": {
        "s00_couplers": {}
      },
      "axi_smc": "",
      "rst_ddr3_0_266M": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "interface_ports": {
      "gpio_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_rtl_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "ddrx_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "14",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "10",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT41J512M8RH-093",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "938",
            "value_src": "user_prop"
          }
        }
      },
      "diff_clock_rtl_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "pcie_7x_mgt_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "diff_clock_rtl_1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "ports": {
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "reset_rtl_0_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "xci_path": "ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "0"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ddr3_0": {
        "vlnv": "xilinx.com:ip:ddr3:1.4",
        "xci_name": "design_1_ddr3_0_0",
        "xci_path": "ip/design_1_ddr3_0_0/design_1_ddr3_0_0.xci",
        "inst_hier_path": "ddr3_0",
        "addressing": {
          "memory_maps": {
            "C0_DDR3_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR3_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "512M",
                  "width": "29",
                  "usage": "memory"
                }
              }
            }
          }
        },
        "interface_ports": {
          "C0_DDR3_S_AXI": {
            "mode": "Slave",
            "memory_map_ref": "C0_DDR3_MEMORY_MAP"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "design_1_xdma_0_0",
        "xci_path": "ip/design_1_xdma_0_0/design_1_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axi_data_width": {
            "value": "256_bit"
          },
          "axil_master_64bit_en": {
            "value": "false"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axisten_freq": {
            "value": "250"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X8"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_0",
        "xci_path": "ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.xci",
        "inst_hier_path": "util_ds_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xdma_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_xdma_0_axi_periph_0/design_1_xdma_0_axi_periph_0.xci",
        "inst_hier_path": "xdma_0_axi_periph",
        "xci_name": "design_1_xdma_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xdma_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "xdma_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "xdma_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "xdma_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_axi_smc_0",
        "xci_path": "ip/design_1_axi_smc_0/design_1_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          }
        }
      },
      "rst_ddr3_0_266M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ddr3_0_266M_0",
        "xci_path": "ip/design_1_rst_ddr3_0_266M_0/design_1_rst_ddr3_0_266M_0.xci",
        "inst_hier_path": "rst_ddr3_0_266M"
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0"
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      }
    },
    "interface_nets": {
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "diff_clock_rtl_0",
          "ddr3_0/C0_SYS_CLK"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_rtl_0",
          "xdma_0/pcie_mgt"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "gpio_rtl_1",
          "axi_gpio_0/GPIO2"
        ]
      },
      "ddr3_0_C0_DDR3": {
        "interface_ports": [
          "ddrx_rtl_0",
          "ddr3_0/C0_DDR3"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "gpio_rtl_0",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "ddr3_0/C0_DDR3_S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "xdma_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "xdma_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "diff_clock_rtl_1_1": {
        "interface_ports": [
          "diff_clock_rtl_1",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "xdma_0_axi_periph/S00_AXI"
        ]
      }
    },
    "nets": {
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "ddr3_0/sys_rst"
        ]
      },
      "reset_rtl_0_0_1": {
        "ports": [
          "reset_rtl_0_0",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "xdma_0/sys_clk_gt"
        ]
      },
      "util_ds_buf_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf/IBUF_DS_ODIV2",
          "xdma_0/sys_clk"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "xdma_0_axi_periph/S00_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "xdma_0_axi_periph/M00_ACLK",
          "xdma_0_axi_periph/ACLK",
          "axi_smc/aclk1"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "xdma_0_axi_periph/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "xdma_0_axi_periph/M00_ARESETN",
          "xdma_0_axi_periph/ARESETN",
          "axi_smc/aresetn"
        ]
      },
      "ddr3_0_c0_ddr3_ui_clk": {
        "ports": [
          "ddr3_0/c0_ddr3_ui_clk",
          "axi_smc/aclk",
          "rst_ddr3_0_266M/slowest_sync_clk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "ddr3_0_c0_ddr3_ui_clk_sync_rst": {
        "ports": [
          "ddr3_0/c0_ddr3_ui_clk_sync_rst",
          "rst_ddr3_0_266M/ext_reset_in"
        ]
      },
      "rst_ddr3_0_266M_peripheral_aresetn": {
        "ports": [
          "rst_ddr3_0_266M/peripheral_aresetn",
          "ddr3_0/c0_ddr3_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000C0000000",
                "range": "8K"
              },
              "SEG_ddr3_0_C0_DDR3_ADDRESS_BLOCK": {
                "address_block": "/ddr3_0/C0_DDR3_MEMORY_MAP/C0_DDR3_ADDRESS_BLOCK",
                "offset": "0x0000000080000000",
                "range": "512M"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}