Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Regulator.ngc ...
WARNING:NetListWriters:298 - No output is written to Regulator.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus blok12/Mcompar_CEO_cmp_gt0000_lut<10 :
   0> on block Regulator is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus blok14/Y<6 : 0> on block Regulator is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Regulator.edif ...
ngc2edif: Total memory usage is 79800 kilobytes

