/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:57:22 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_dvi_dtg_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:14p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_DVI_DTG_0_H__
#define BCHP_DVI_DTG_0_H__

/***************************************************************************
 *DVI_DTG_0 - DVI Frontend Timing Control 0
 ***************************************************************************/
#define BCHP_DVI_DTG_0_DTG_REV_ID                0x00184800 /* Revision ID register */
#define BCHP_DVI_DTG_0_DTG_CONFIG                0x00184808 /* DTG Configuration Register */
#define BCHP_DVI_DTG_0_CCIR_PCL                  0x00184810 /* PCL Registers for CCIR control singals */
#define BCHP_DVI_DTG_0_DVI_PCL                   0x00184814 /* PCL Registers for DVI control signals */
#define BCHP_DVI_DTG_0_CNTL_PCL                  0x00184818 /* PCL Registers for Misc. control singals */
#define BCHP_DVI_DTG_0_RAM_ADDR                  0x0018481c /* DTG Starting Address Register */
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE              0x00184820 /* BVB Size Register. */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS           0x00184824 /* BVB status read Register. */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS           0x00184828 /* BVB status clear Register. */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0             0x0018482c /* DTG Trigger Register 0 */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1             0x00184830 /* DTG Trigger Register 1 */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT             0x00184834 /* DTG Control Bus Status Register */
#define BCHP_DVI_DTG_0_DTG_LCNTR                 0x00184838 /* DTG Line Counter Register */
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL            0x0018483c /* DVI FEEDER trigger control */

/***************************************************************************
 *DTG_REV_ID - Revision ID register
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_REV_ID :: reserved0 [31:16] */
#define BCHP_DVI_DTG_0_DTG_REV_ID_reserved0_MASK                   0xffff0000
#define BCHP_DVI_DTG_0_DTG_REV_ID_reserved0_SHIFT                  16

/* DVI_DTG_0 :: DTG_REV_ID :: REVISION_ID [15:00] */
#define BCHP_DVI_DTG_0_DTG_REV_ID_REVISION_ID_MASK                 0x0000ffff
#define BCHP_DVI_DTG_0_DTG_REV_ID_REVISION_ID_SHIFT                0

/***************************************************************************
 *DTG_CONFIG - DTG Configuration Register
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_CONFIG :: reserved0 [31:13] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_reserved0_MASK                   0xffffe000
#define BCHP_DVI_DTG_0_DTG_CONFIG_reserved0_SHIFT                  13

/* DVI_DTG_0 :: DTG_CONFIG :: SUPPRESS_TRIGGER0 [12:12] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_SUPPRESS_TRIGGER0_MASK           0x00001000
#define BCHP_DVI_DTG_0_DTG_CONFIG_SUPPRESS_TRIGGER0_SHIFT          12
#define BCHP_DVI_DTG_0_DTG_CONFIG_SUPPRESS_TRIGGER0_DISABLED       0
#define BCHP_DVI_DTG_0_DTG_CONFIG_SUPPRESS_TRIGGER0_ENABLED        1

/* DVI_DTG_0 :: DTG_CONFIG :: AUTO_RESTART [11:11] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_AUTO_RESTART_MASK                0x00000800
#define BCHP_DVI_DTG_0_DTG_CONFIG_AUTO_RESTART_SHIFT               11
#define BCHP_DVI_DTG_0_DTG_CONFIG_AUTO_RESTART_ON                  1
#define BCHP_DVI_DTG_0_DTG_CONFIG_AUTO_RESTART_OFF                 0

/* DVI_DTG_0 :: DTG_CONFIG :: RESTART_WIN [10:06] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_RESTART_WIN_MASK                 0x000007c0
#define BCHP_DVI_DTG_0_DTG_CONFIG_RESTART_WIN_SHIFT                6

/* DVI_DTG_0 :: DTG_CONFIG :: TOGGLE_DVI_DE [05:05] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_DE_MASK               0x00000020
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_DE_SHIFT              5
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_DE_SAME               0
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_DE_INVERT             1

/* DVI_DTG_0 :: DTG_CONFIG :: TOGGLE_DVI_V [04:04] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_V_MASK                0x00000010
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_V_SHIFT               4
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_V_SAME                0
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_V_INVERT              1

/* DVI_DTG_0 :: DTG_CONFIG :: TOGGLE_DVI_H [03:03] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_H_MASK                0x00000008
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_H_SHIFT               3
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_H_SAME                0
#define BCHP_DVI_DTG_0_DTG_CONFIG_TOGGLE_DVI_H_INVERT              1

/* DVI_DTG_0 :: DTG_CONFIG :: TRIGGER_CNT_CLR_COND [02:02] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_TRIGGER_CNT_CLR_COND_MASK        0x00000004
#define BCHP_DVI_DTG_0_DTG_CONFIG_TRIGGER_CNT_CLR_COND_SHIFT       2

/* DVI_DTG_0 :: DTG_CONFIG :: SLAVE_MODE [01:01] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_SLAVE_MODE_MASK                  0x00000002
#define BCHP_DVI_DTG_0_DTG_CONFIG_SLAVE_MODE_SHIFT                 1
#define BCHP_DVI_DTG_0_DTG_CONFIG_SLAVE_MODE_DISABLED              0
#define BCHP_DVI_DTG_0_DTG_CONFIG_SLAVE_MODE_ENABLED               1

/* DVI_DTG_0 :: DTG_CONFIG :: MCS_ENABLE [00:00] */
#define BCHP_DVI_DTG_0_DTG_CONFIG_MCS_ENABLE_MASK                  0x00000001
#define BCHP_DVI_DTG_0_DTG_CONFIG_MCS_ENABLE_SHIFT                 0

/***************************************************************************
 *CCIR_PCL - PCL Registers for CCIR control singals
 ***************************************************************************/
/* DVI_DTG_0 :: CCIR_PCL :: reserved0 [31:12] */
#define BCHP_DVI_DTG_0_CCIR_PCL_reserved0_MASK                     0xfffff000
#define BCHP_DVI_DTG_0_CCIR_PCL_reserved0_SHIFT                    12

/* DVI_DTG_0 :: CCIR_PCL :: ODD_EVEN_SEL [11:10] */
#define BCHP_DVI_DTG_0_CCIR_PCL_ODD_EVEN_SEL_MASK                  0x00000c00
#define BCHP_DVI_DTG_0_CCIR_PCL_ODD_EVEN_SEL_SHIFT                 10

/* DVI_DTG_0 :: CCIR_PCL :: ODD_EVEN_ENABLE [09:09] */
#define BCHP_DVI_DTG_0_CCIR_PCL_ODD_EVEN_ENABLE_MASK               0x00000200
#define BCHP_DVI_DTG_0_CCIR_PCL_ODD_EVEN_ENABLE_SHIFT              9
#define BCHP_DVI_DTG_0_CCIR_PCL_ODD_EVEN_ENABLE_DISABLED           0
#define BCHP_DVI_DTG_0_CCIR_PCL_ODD_EVEN_ENABLE_ENABLED            1

/* DVI_DTG_0 :: CCIR_PCL :: VBLANK_SEL [08:07] */
#define BCHP_DVI_DTG_0_CCIR_PCL_VBLANK_SEL_MASK                    0x00000180
#define BCHP_DVI_DTG_0_CCIR_PCL_VBLANK_SEL_SHIFT                   7

/* DVI_DTG_0 :: CCIR_PCL :: VBLANK_ENABLE [06:06] */
#define BCHP_DVI_DTG_0_CCIR_PCL_VBLANK_ENABLE_MASK                 0x00000040
#define BCHP_DVI_DTG_0_CCIR_PCL_VBLANK_ENABLE_SHIFT                6
#define BCHP_DVI_DTG_0_CCIR_PCL_VBLANK_ENABLE_DISABLED             0
#define BCHP_DVI_DTG_0_CCIR_PCL_VBLANK_ENABLE_ENABLED              1

/* DVI_DTG_0 :: CCIR_PCL :: VACTIVE_SEL [05:04] */
#define BCHP_DVI_DTG_0_CCIR_PCL_VACTIVE_SEL_MASK                   0x00000030
#define BCHP_DVI_DTG_0_CCIR_PCL_VACTIVE_SEL_SHIFT                  4

/* DVI_DTG_0 :: CCIR_PCL :: VACTIVE_ENABLE [03:03] */
#define BCHP_DVI_DTG_0_CCIR_PCL_VACTIVE_ENABLE_MASK                0x00000008
#define BCHP_DVI_DTG_0_CCIR_PCL_VACTIVE_ENABLE_SHIFT               3
#define BCHP_DVI_DTG_0_CCIR_PCL_VACTIVE_ENABLE_DISABLED            0
#define BCHP_DVI_DTG_0_CCIR_PCL_VACTIVE_ENABLE_ENABLED             1

/* DVI_DTG_0 :: CCIR_PCL :: HACTIVE_SEL [02:01] */
#define BCHP_DVI_DTG_0_CCIR_PCL_HACTIVE_SEL_MASK                   0x00000006
#define BCHP_DVI_DTG_0_CCIR_PCL_HACTIVE_SEL_SHIFT                  1

/* DVI_DTG_0 :: CCIR_PCL :: HACTIVE_ENABLE [00:00] */
#define BCHP_DVI_DTG_0_CCIR_PCL_HACTIVE_ENABLE_MASK                0x00000001
#define BCHP_DVI_DTG_0_CCIR_PCL_HACTIVE_ENABLE_SHIFT               0
#define BCHP_DVI_DTG_0_CCIR_PCL_HACTIVE_ENABLE_DISABLED            0
#define BCHP_DVI_DTG_0_CCIR_PCL_HACTIVE_ENABLE_ENABLED             1

/***************************************************************************
 *DVI_PCL - PCL Registers for DVI control signals
 ***************************************************************************/
/* DVI_DTG_0 :: DVI_PCL :: reserved0 [31:09] */
#define BCHP_DVI_DTG_0_DVI_PCL_reserved0_MASK                      0xfffffe00
#define BCHP_DVI_DTG_0_DVI_PCL_reserved0_SHIFT                     9

/* DVI_DTG_0 :: DVI_PCL :: DVI_DE_SEL [08:07] */
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_DE_SEL_MASK                     0x00000180
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_DE_SEL_SHIFT                    7

/* DVI_DTG_0 :: DVI_PCL :: DVI_DE_ENABLE [06:06] */
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_DE_ENABLE_MASK                  0x00000040
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_DE_ENABLE_SHIFT                 6
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_DE_ENABLE_DISABLED              0
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_DE_ENABLE_ENABLED               1

/* DVI_DTG_0 :: DVI_PCL :: DVI_V_SEL [05:04] */
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_V_SEL_MASK                      0x00000030
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_V_SEL_SHIFT                     4

/* DVI_DTG_0 :: DVI_PCL :: DVI_V_ENABLE [03:03] */
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_V_ENABLE_MASK                   0x00000008
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_V_ENABLE_SHIFT                  3
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_V_ENABLE_DISABLED               0
#define BCHP_DVI_DTG_0_DVI_PCL_DVI_V_ENABLE_ENABLED                1

/* DVI_DTG_0 :: DVI_PCL :: DIGITAL_HSYNC_SEL [02:01] */
#define BCHP_DVI_DTG_0_DVI_PCL_DIGITAL_HSYNC_SEL_MASK              0x00000006
#define BCHP_DVI_DTG_0_DVI_PCL_DIGITAL_HSYNC_SEL_SHIFT             1

/* DVI_DTG_0 :: DVI_PCL :: DIGITAL_HSYNC_ENABLE [00:00] */
#define BCHP_DVI_DTG_0_DVI_PCL_DIGITAL_HSYNC_ENABLE_MASK           0x00000001
#define BCHP_DVI_DTG_0_DVI_PCL_DIGITAL_HSYNC_ENABLE_SHIFT          0
#define BCHP_DVI_DTG_0_DVI_PCL_DIGITAL_HSYNC_ENABLE_DISABLED       0
#define BCHP_DVI_DTG_0_DVI_PCL_DIGITAL_HSYNC_ENABLE_ENABLED        1

/***************************************************************************
 *CNTL_PCL - PCL Registers for Misc. control singals
 ***************************************************************************/
/* DVI_DTG_0 :: CNTL_PCL :: reserved0 [31:02] */
#define BCHP_DVI_DTG_0_CNTL_PCL_reserved0_MASK                     0xfffffffc
#define BCHP_DVI_DTG_0_CNTL_PCL_reserved0_SHIFT                    2

/* DVI_DTG_0 :: CNTL_PCL :: NEW_LINE_CLR_SEL [01:00] */
#define BCHP_DVI_DTG_0_CNTL_PCL_NEW_LINE_CLR_SEL_MASK              0x00000003
#define BCHP_DVI_DTG_0_CNTL_PCL_NEW_LINE_CLR_SEL_SHIFT             0

/***************************************************************************
 *RAM_ADDR - DTG Starting Address Register
 ***************************************************************************/
/* DVI_DTG_0 :: RAM_ADDR :: reserved0 [31:08] */
#define BCHP_DVI_DTG_0_RAM_ADDR_reserved0_MASK                     0xffffff00
#define BCHP_DVI_DTG_0_RAM_ADDR_reserved0_SHIFT                    8

/* DVI_DTG_0 :: RAM_ADDR :: MC_START_ADDR [07:00] */
#define BCHP_DVI_DTG_0_RAM_ADDR_MC_START_ADDR_MASK                 0x000000ff
#define BCHP_DVI_DTG_0_RAM_ADDR_MC_START_ADDR_SHIFT                0

/***************************************************************************
 *DTG_BVB_SIZE - BVB Size Register.
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_BVB_SIZE :: reserved0 [31:27] */
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_reserved0_MASK                 0xf8000000
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_reserved0_SHIFT                27

/* DVI_DTG_0 :: DTG_BVB_SIZE :: VERTICAL [26:16] */
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_VERTICAL_MASK                  0x07ff0000
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_VERTICAL_SHIFT                 16

/* DVI_DTG_0 :: DTG_BVB_SIZE :: reserved1 [15:11] */
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_reserved1_MASK                 0x0000f800
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_reserved1_SHIFT                11

/* DVI_DTG_0 :: DTG_BVB_SIZE :: HORIZONTAL [10:00] */
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_HORIZONTAL_MASK                0x000007ff
#define BCHP_DVI_DTG_0_DTG_BVB_SIZE_HORIZONTAL_SHIFT               0

/***************************************************************************
 *DTG_BVB_RSTATUS - BVB status read Register.
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_BVB_RSTATUS :: reserved0 [31:05] */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_reserved0_MASK              0xffffffe0
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_reserved0_SHIFT             5

/* DVI_DTG_0 :: DTG_BVB_RSTATUS :: MISSING_SYNC [04:04] */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_MISSING_SYNC_MASK           0x00000010
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_MISSING_SYNC_SHIFT          4

/* DVI_DTG_0 :: DTG_BVB_RSTATUS :: LONG_SOURCE [03:03] */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_LONG_SOURCE_MASK            0x00000008
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_LONG_SOURCE_SHIFT           3

/* DVI_DTG_0 :: DTG_BVB_RSTATUS :: SHORT_SOURCE [02:02] */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_SHORT_SOURCE_MASK           0x00000004
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_SHORT_SOURCE_SHIFT          2

/* DVI_DTG_0 :: DTG_BVB_RSTATUS :: LONG_LINE [01:01] */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_LONG_LINE_MASK              0x00000002
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_LONG_LINE_SHIFT             1

/* DVI_DTG_0 :: DTG_BVB_RSTATUS :: SHORT_LINE [00:00] */
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_SHORT_LINE_MASK             0x00000001
#define BCHP_DVI_DTG_0_DTG_BVB_RSTATUS_SHORT_LINE_SHIFT            0

/***************************************************************************
 *DTG_BVB_CSTATUS - BVB status clear Register.
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_BVB_CSTATUS :: reserved0 [31:05] */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_reserved0_MASK              0xffffffe0
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_reserved0_SHIFT             5

/* DVI_DTG_0 :: DTG_BVB_CSTATUS :: MISSING_SYNC [04:04] */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_MISSING_SYNC_MASK           0x00000010
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_MISSING_SYNC_SHIFT          4

/* DVI_DTG_0 :: DTG_BVB_CSTATUS :: LONG_SOURCE [03:03] */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_LONG_SOURCE_MASK            0x00000008
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_LONG_SOURCE_SHIFT           3

/* DVI_DTG_0 :: DTG_BVB_CSTATUS :: SHORT_SOURCE [02:02] */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_SHORT_SOURCE_MASK           0x00000004
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_SHORT_SOURCE_SHIFT          2

/* DVI_DTG_0 :: DTG_BVB_CSTATUS :: LONG_LINE [01:01] */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_LONG_LINE_MASK              0x00000002
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_LONG_LINE_SHIFT             1

/* DVI_DTG_0 :: DTG_BVB_CSTATUS :: SHORT_LINE [00:00] */
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_SHORT_LINE_MASK             0x00000001
#define BCHP_DVI_DTG_0_DTG_BVB_CSTATUS_SHORT_LINE_SHIFT            0

/***************************************************************************
 *DTG_TRIGGER_0 - DTG Trigger Register 0
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_TRIGGER_0 :: reserved0 [31:12] */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0_reserved0_MASK                0xfffff000
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0_reserved0_SHIFT               12

/* DVI_DTG_0 :: DTG_TRIGGER_0 :: ENABLE [11:11] */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0_ENABLE_MASK                   0x00000800
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0_ENABLE_SHIFT                  11

/* DVI_DTG_0 :: DTG_TRIGGER_0 :: TRIGGER_VALUE [10:00] */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0_TRIGGER_VALUE_MASK            0x000007ff
#define BCHP_DVI_DTG_0_DTG_TRIGGER_0_TRIGGER_VALUE_SHIFT           0

/***************************************************************************
 *DTG_TRIGGER_1 - DTG Trigger Register 1
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_TRIGGER_1 :: reserved0 [31:12] */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1_reserved0_MASK                0xfffff000
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1_reserved0_SHIFT               12

/* DVI_DTG_0 :: DTG_TRIGGER_1 :: ENABLE [11:11] */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1_ENABLE_MASK                   0x00000800
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1_ENABLE_SHIFT                  11

/* DVI_DTG_0 :: DTG_TRIGGER_1 :: TRIGGER_VALUE [10:00] */
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1_TRIGGER_VALUE_MASK            0x000007ff
#define BCHP_DVI_DTG_0_DTG_TRIGGER_1_TRIGGER_VALUE_SHIFT           0

/***************************************************************************
 *DTG_CTRL_STAT - DTG Control Bus Status Register
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_CTRL_STAT :: reserved0 [31:07] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_reserved0_MASK                0xffffff80
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_reserved0_SHIFT               7

/* DVI_DTG_0 :: DTG_CTRL_STAT :: DVI_DE [06:06] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_DVI_DE_MASK                   0x00000040
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_DVI_DE_SHIFT                  6

/* DVI_DTG_0 :: DTG_CTRL_STAT :: DVI_V [05:05] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_DVI_V_MASK                    0x00000020
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_DVI_V_SHIFT                   5

/* DVI_DTG_0 :: DTG_CTRL_STAT :: DVI_H [04:04] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_DVI_H_MASK                    0x00000010
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_DVI_H_SHIFT                   4

/* DVI_DTG_0 :: DTG_CTRL_STAT :: CCIR_ODD_EVEN [03:03] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_ODD_EVEN_MASK            0x00000008
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_ODD_EVEN_SHIFT           3

/* DVI_DTG_0 :: DTG_CTRL_STAT :: CCIR_VBLANK [02:02] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_VBLANK_MASK              0x00000004
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_VBLANK_SHIFT             2

/* DVI_DTG_0 :: DTG_CTRL_STAT :: CCIR_VACTIVE [01:01] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_VACTIVE_MASK             0x00000002
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_VACTIVE_SHIFT            1

/* DVI_DTG_0 :: DTG_CTRL_STAT :: CCIR_HACTIVE [00:00] */
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_HACTIVE_MASK             0x00000001
#define BCHP_DVI_DTG_0_DTG_CTRL_STAT_CCIR_HACTIVE_SHIFT            0

/***************************************************************************
 *DTG_LCNTR - DTG Line Counter Register
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_LCNTR :: reserved0 [31:11] */
#define BCHP_DVI_DTG_0_DTG_LCNTR_reserved0_MASK                    0xfffff800
#define BCHP_DVI_DTG_0_DTG_LCNTR_reserved0_SHIFT                   11

/* DVI_DTG_0 :: DTG_LCNTR :: VALUE [10:00] */
#define BCHP_DVI_DTG_0_DTG_LCNTR_VALUE_MASK                        0x000007ff
#define BCHP_DVI_DTG_0_DTG_LCNTR_VALUE_SHIFT                       0

/***************************************************************************
 *DTG_120HZ_CTRL - DVI FEEDER trigger control
 ***************************************************************************/
/* DVI_DTG_0 :: DTG_120HZ_CTRL :: reserved0 [31:02] */
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_reserved0_MASK               0xfffffffc
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_reserved0_SHIFT              2

/* DVI_DTG_0 :: DTG_120HZ_CTRL :: FEEDER_TRIGGER0 [01:01] */
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_FEEDER_TRIGGER0_MASK         0x00000002
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_FEEDER_TRIGGER0_SHIFT        1
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_FEEDER_TRIGGER0_ON           1
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_FEEDER_TRIGGER0_OFF          0

/* DVI_DTG_0 :: DTG_120HZ_CTRL :: PENDING_FEEDER_ENABLE [00:00] */
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_PENDING_FEEDER_ENABLE_MASK   0x00000001
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_PENDING_FEEDER_ENABLE_SHIFT  0
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_PENDING_FEEDER_ENABLE_ON     1
#define BCHP_DVI_DTG_0_DTG_120HZ_CTRL_PENDING_FEEDER_ENABLE_OFF    0

#endif /* #ifndef BCHP_DVI_DTG_0_H__ */

/* End of File */
