Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 15 17:20:48 2019
| Host         : ettus-pebbles running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_utilization -omit_locs -file /home/buildbot/fpga_worker/build_FPGA_E320_XG/work/src/usrp3/top/e320/build-E320_XG/build.rpt
| Design       : e320
| Device       : 7z045ffg900-3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-----------+-------+
|          Site Type         |  Used  | Available | Util% |
+----------------------------+--------+-----------+-------+
| Slice LUTs                 |  85623 |    218600 | 39.17 |
|   LUT as Logic             |  74042 |    218600 | 33.87 |
|   LUT as Memory            |  11581 |     70400 | 16.45 |
|     LUT as Distributed RAM |   5367 |           |       |
|     LUT as Shift Register  |   6214 |           |       |
| Slice Registers            | 129886 |    437200 | 29.71 |
|   Register as Flip Flop    | 129872 |    437200 | 29.71 |
|   Register as Latch        |      0 |    437200 |  0.00 |
|   Register as AND/OR       |     14 |    437200 | <0.01 |
| F7 Muxes                   |    971 |    109300 |  0.89 |
| F8 Muxes                   |      0 |     54650 |  0.00 |
+----------------------------+--------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 14     |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 2878   |          Yes |           - |          Set |
| 13860  |          Yes |           - |        Reset |
| 1822   |          Yes |         Set |            - |
| 111350 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-----------+-------+
|                 Site Type                 |  Used | Available | Util% |
+-------------------------------------------+-------+-----------+-------+
| Slice                                     | 37552 |     54650 | 68.71 |
|   SLICEL                                  | 25229 |           |       |
|   SLICEM                                  | 12323 |           |       |
| LUT as Logic                              | 74042 |    218600 | 33.87 |
|   using O5 output only                    |     8 |           |       |
|   using O6 output only                    | 57323 |           |       |
|   using O5 and O6                         | 16711 |           |       |
| LUT as Memory                             | 11581 |     70400 | 16.45 |
|   LUT as Distributed RAM                  |  5367 |           |       |
|     using O5 output only                  |     0 |           |       |
|     using O6 output only                  |   135 |           |       |
|     using O5 and O6                       |  5232 |           |       |
|   LUT as Shift Register                   |  6214 |           |       |
|     using O5 output only                  |  3692 |           |       |
|     using O6 output only                  |  1946 |           |       |
|     using O5 and O6                       |   576 |           |       |
| LUT Flip Flop Pairs                       | 44953 |    218600 | 20.56 |
|   fully used LUT-FF pairs                 | 12267 |           |       |
|   LUT-FF pairs with one unused LUT output | 31158 |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 27971 |           |       |
| Unique Control Sets                       |  4318 |           |       |
+-------------------------------------------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+-------+-----------+-------+
|     Site Type     |  Used | Available | Util% |
+-------------------+-------+-----------+-------+
| Block RAM Tile    | 191.5 |       545 | 35.14 |
|   RAMB36/FIFO*    |   172 |       545 | 31.56 |
|     RAMB36E1 only |   172 |           |       |
|   RAMB18          |    39 |      1090 |  3.58 |
|     RAMB18E1 only |    39 |           |       |
+-------------------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-----------+-------+
|    Site Type   | Used | Available | Util% |
+----------------+------+-----------+-------+
| DSPs           |  148 |       900 | 16.44 |
|   DSP48E1 only |  148 |           |       |
+----------------+------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-----------+--------+
|          Site Type          | Used | Available |  Util% |
+-----------------------------+------+-----------+--------+
| Bonded IOB                  |  204 |       362 |  56.35 |
|   IOB Master Pads           |  101 |           |        |
|   IOB Slave Pads            |  102 |           |        |
|   IOB Flip Flops            |   38 |           |        |
| Bonded IPADs                |    6 |        50 |  12.00 |
| Bonded OPADs                |    2 |        32 |   6.25 |
| Bonded IOPADs               |  130 |       130 | 100.00 |
| PHY_CONTROL                 |    2 |         8 |  25.00 |
| PHASER_REF                  |    2 |         8 |  25.00 |
| OUT_FIFO                    |    8 |        32 |  25.00 |
| IN_FIFO                     |    4 |        32 |  12.50 |
| IDELAYCTRL                  |    2 |         8 |  25.00 |
| IBUFDS                      |    9 |       348 |   2.59 |
| GTXE2_COMMON                |    1 |         4 |  25.00 |
| GTXE2_CHANNEL               |    1 |        16 |   6.25 |
| PHASER_OUT/PHASER_OUT_PHY   |    8 |        32 |  25.00 |
|   PHASER_OUT_PHY only       |    8 |           |        |
| PHASER_IN/PHASER_IN_PHY     |    4 |        32 |  12.50 |
|   PHASER_IN_PHY only        |    4 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   39 |       400 |   9.75 |
|   IDELAYE2 only             |    7 |           |        |
|   IDELAYE2_FINEDELAY only   |   32 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    8 |       150 |   5.33 |
|   ODELAYE2 only             |    8 |           |        |
| IBUFDS_GTE2                 |    2 |         8 |  25.00 |
| ILOGIC                      |   43 |       362 |  11.88 |
|   IFF_IDDR_Register         |    4 |           |        |
|   ISERDES                   |   39 |       362 |        |
| OLOGIC                      |  116 |       362 |  32.04 |
|   OUTFF_Register            |   38 |           |        |
|   OUTFF_ODDR_Register       |    5 |           |        |
|   TFF_ODDR_Register         |    4 |           |        |
|   OSERDES                   |   73 |       362 |        |
+-----------------------------+------+-----------+--------+


6. Clocking
-----------

+--------------+------+-----------+-------+
|   Site Type  | Used | Available | Util% |
+--------------+------+-----------+-------+
| BUFGCTRL     |   11 |        32 | 34.38 |
| BUFIO        |    1 |        32 |  3.13 |
|   BUFIO only |    1 |           |       |
| MMCME2_ADV   |    3 |         8 | 37.50 |
| PLLE2_ADV    |    1 |         8 | 12.50 |
| BUFMRCE      |    0 |        16 |  0.00 |
| BUFHCE       |    2 |       168 |  1.19 |
| BUFR         |    3 |        32 |  9.38 |
+--------------+------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-----------+--------+
|  Site Type  | Used | Available |  Util% |
+-------------+------+-----------+--------+
| BSCANE2     |    0 |         4 |   0.00 |
| CAPTUREE2   |    0 |         1 |   0.00 |
| DNA_PORT    |    0 |         1 |   0.00 |
| EFUSE_USR   |    0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |         1 |   0.00 |
| ICAPE2      |    0 |         2 |   0.00 |
| PCIE_2_1    |    0 |         1 |   0.00 |
| STARTUPE2   |    0 |         1 |   0.00 |
| XADC        |    1 |         1 | 100.00 |
+-------------+------+-----------+--------+


8. Primitives
-------------

+------------------------+--------+----------------------+
|        Ref Name        |  Used  |  Functional Category |
+------------------------+--------+----------------------+
| FDRE                   | 111350 |         Flop & Latch |
| LUT3                   |  26838 |                  LUT |
| LUT6                   |  21996 |                  LUT |
| LUT2                   |  14797 |                  LUT |
| FDCE                   |  13860 |         Flop & Latch |
| LUT5                   |  13371 |                  LUT |
| LUT4                   |  11283 |                  LUT |
| RAMD32                 |   8246 |   Distributed Memory |
| SRL16E                 |   4975 |   Distributed Memory |
| CARRY4                 |   4779 |           CarryLogic |
| FDPE                   |   2878 |         Flop & Latch |
| LUT1                   |   2468 |                  LUT |
| RAMS32                 |   2289 |   Distributed Memory |
| FDSE                   |   1822 |         Flop & Latch |
| SRLC32E                |   1815 |   Distributed Memory |
| MUXF7                  |    971 |                MuxFx |
| RAMB36E1               |    172 |         Block Memory |
| DSP48E1                |    148 |     Block Arithmetic |
| BIBUF                  |    130 |                   IO |
| OSERDESE2              |     73 |                   IO |
| OBUF                   |     66 |                   IO |
| RAMD64E                |     64 |   Distributed Memory |
| OBUFT                  |     51 |                   IO |
| RAMB18E1               |     39 |         Block Memory |
| ISERDESE2              |     39 |                   IO |
| OBUFT_DCIEN            |     32 |                   IO |
| IDELAYE2_FINEDELAY     |     32 |                   IO |
| IBUF_IBUFDISABLE       |     32 |                   IO |
| IBUF                   |     27 |                   IO |
| AND2B1L                |     12 |               Others |
| OBUFDS                 |     10 |                   IO |
| BUFG                   |     10 |                Clock |
| ODDR                   |      9 |                   IO |
| IBUFDS                 |      9 |                   IO |
| PHASER_OUT_PHY         |      8 |                   IO |
| OUT_FIFO               |      8 |                   IO |
| ODELAYE2               |      8 |                   IO |
| OBUFTDS_DCIEN          |      8 |                   IO |
| IBUFDS_IBUFDISABLE_INT |      8 |                   IO |
| IDELAYE2               |      7 |                   IO |
| INV                    |      5 |                  LUT |
| PHASER_IN_PHY          |      4 |                   IO |
| IN_FIFO                |      4 |                   IO |
| IDDR                   |      4 |                   IO |
| MMCME2_ADV             |      3 |                Clock |
| BUFR                   |      3 |                Clock |
| PHY_CONTROL            |      2 |                   IO |
| PHASER_REF             |      2 |                   IO |
| OR2L                   |      2 |               Others |
| IDELAYCTRL             |      2 |                   IO |
| IBUFDS_GTE2            |      2 |                   IO |
| BUFH                   |      2 |                Clock |
| XADC                   |      1 |               Others |
| USR_ACCESSE2           |      1 |               Others |
| PS7                    |      1 | Specialized Resource |
| PLLE2_ADV              |      1 |                Clock |
| GTXE2_COMMON           |      1 |                   IO |
| GTXE2_CHANNEL          |      1 |                   IO |
| BUFIO                  |      1 |                Clock |
| BUFGCTRL               |      1 |                Clock |
+------------------------+--------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| fifo_short_2clk        |   76 |
| fifo_4k_2clk           |   12 |
| dds_sin_cos_lut_only   |    4 |
| complex_multiplier_dds |    4 |
| axi_hb47               |    4 |
| hbdec3                 |    2 |
| hbdec2                 |    2 |
| hbdec1                 |    2 |
| axi64_4k_2clk_fifo     |    2 |
| ten_gig_eth_pcs_pma    |    1 |
| ddr3_32bit             |    1 |
| axi_eth_dma            |    1 |
+------------------------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 15 17:20:56 2019
| Host         : ettus-pebbles running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -no_detailed_paths -file /home/buildbot/fpga_worker/build_FPGA_E320_XG/work/src/usrp3/top/e320/build-E320_XG/build.rpt -append
| Design       : e320
| Device       : 7z045-ffg900
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0               385289        0.050        0.000                      0               384119        0.062        0.000                       0                148322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
bus_clk                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  clk_ref_mmcm_400_1                                                                                                                                           {0.000 1.250}        2.500           400.000         
  mmcm_clkfbout_1                                                                                                                                              {0.000 2.500}        5.000           200.000         
clk100                                                                                                                                                         {0.000 5.000}        10.000          100.000         
clk40                                                                                                                                                          {0.000 12.500}       25.000          40.000          
ge_clk                                                                                                                                                         {0.000 4.000}        8.000           125.000         
meas_clk_ref                                                                                                                                                   {0.000 3.000}        6.000           166.667         
ref_clk                                                                                                                                                        {0.000 25.000}       50.000          20.000          
rx_clk                                                                                                                                                         {0.000 4.069}        8.138           122.880         
  radio_clk_1x                                                                                                                                                 {0.000 16.276}       32.552          30.720          
  radio_clk_1x_1                                                                                                                                               {0.000 16.276}       32.552          30.720          
  radio_clk_2x                                                                                                                                                 {0.000 8.138}        16.276          61.440          
  radio_clk_2x_1                                                                                                                                               {0.000 8.138}        16.276          61.440          
  tx_clk                                                                                                                                                       {0.000 4.069}        8.138           122.880         
sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK                     {0.000 1.551}        3.103           322.269         
sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK                     {0.000 1.551}        3.103           322.269         
sys_clk_p                                                                                                                                                      {0.000 3.750}        7.500           133.333         
  freq_refclk                                                                                                                                                  {1.406 2.156}        1.500           666.667         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {1.406 2.156}        1.500           666.667         
      iserdes_clkdiv                                                                                                                                           {1.406 2.906}        3.000           333.333         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {1.406 2.156}        1.500           666.667         
      iserdes_clkdiv_1                                                                                                                                         {1.406 2.906}        3.000           333.333         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {1.406 2.156}        1.500           666.667         
      iserdes_clkdiv_2                                                                                                                                         {1.406 2.906}        3.000           333.333         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {1.406 2.156}        1.500           666.667         
      iserdes_clkdiv_3                                                                                                                                         {1.406 2.906}        3.000           333.333         
  mem_refclk                                                                                                                                                   {0.000 0.750}        1.500           666.667         
    oserdes_clk                                                                                                                                                {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv                                                                                                                                           {0.000 1.500}        3.000           333.333         
    oserdes_clk_1                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_1                                                                                                                                         {0.000 1.500}        3.000           333.333         
    oserdes_clk_2                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_2                                                                                                                                         {0.000 1.500}        3.000           333.333         
    oserdes_clk_3                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_3                                                                                                                                         {0.000 1.500}        3.000           333.333         
    oserdes_clk_4                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_4                                                                                                                                         {0.000 3.000}        6.000           166.667         
    oserdes_clk_5                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_5                                                                                                                                         {0.000 3.000}        6.000           166.667         
    oserdes_clk_6                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_6                                                                                                                                         {0.000 3.000}        6.000           166.667         
    oserdes_clk_7                                                                                                                                              {0.000 0.750}        1.500           666.667         
      oserdes_clkdiv_7                                                                                                                                         {0.000 3.000}        6.000           166.667         
  pll_clk3_out                                                                                                                                                 {0.000 3.000}        6.000           166.667         
    ddr3_ui_clk                                                                                                                                                {0.000 3.000}        6.000           166.667         
    ddr3_ui_clk_2x                                                                                                                                             {0.000 6.000}        12.000          83.333          
  pll_clkfbout                                                                                                                                                 {0.000 3.750}        7.500           133.333         
  sync_pulse                                                                                                                                                   {0.656 2.156}        24.000          41.667          
xge_clk                                                                                                                                                        {0.000 3.200}        6.400           156.250         
  clkfbout                                                                                                                                                     {0.000 3.200}        6.400           156.250         
  dclk_buf                                                                                                                                                     {0.000 6.400}        12.800          78.125          
  ddr3_dma_clk                                                                                                                                                 {0.000 1.667}        3.333           300.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bus_clk                                                                                                                                                              0.355        0.000                      0               215288        0.050        0.000                      0               215288        0.264        0.000                       0                 84875  
  clk_ref_mmcm_400_1                                                                                                                                                 1.582        0.000                      0                   14        0.166        0.000                      0                   14        0.062        0.000                       0                    18  
  mmcm_clkfbout_1                                                                                                                                                                                                                                                                                                4.063        0.000                       0                     2  
clk40                                                                                                                                                                8.646        0.000                      0                49192        0.052        0.000                      0                48976       11.826        0.000                       0                 19910  
ge_clk                                                                                                                                                                                                                                                                                                           6.781        0.000                       0                     1  
ref_clk                                                                                                                                                              0.593        0.000                      0                    7        0.108        0.000                      0                    7       24.600        0.000                       0                    10  
rx_clk                                                                                                                                                               0.479        0.000                      0                    7        0.233        0.000                      0                    7        6.889        0.000                       0                    25  
  radio_clk_1x                                                                                                                                                      14.664        0.000                      0                23875        0.052        0.000                      0                23875       15.602        0.000                       0                  9634  
  radio_clk_1x_1                                                                                                                                                    13.176        0.000                      0                  305        0.108        0.000                      0                  305       15.726        0.000                       0                   230  
  radio_clk_2x                                                                                                                                                       5.859        0.000                      0                23875        0.052        0.000                      0                23875        7.464        0.000                       0                  9634  
  radio_clk_2x_1                                                                                                                                                    15.070        0.000                      0                   72        0.171        0.000                      0                   72        7.738        0.000                       0                   123  
sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK                           0.392        0.000                      0                 3799        0.083        0.000                      0                 3799        0.546        0.000                       0                  1465  
sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK                           1.205        0.000                      0                  342        0.071        0.000                      0                  342        0.546        0.000                       0                   204  
sys_clk_p                                                                                                                                                                                                                                                                                                        1.750        0.000                       0                     1  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.328        0.000                       0                    15  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    0.430        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 1.607        0.000                      0                   33        0.070        0.000                      0                   33        0.693        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    0.430        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               1.619        0.000                      0                   33        0.070        0.000                      0                   33        0.693        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    0.430        0.000                       0                    16  
      iserdes_clkdiv_2                                                                                                                                               1.624        0.000                      0                   33        0.070        0.000                      0                   33        0.693        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    0.430        0.000                       0                    16  
      iserdes_clkdiv_3                                                                                                                                               1.611        0.000                      0                   33        0.070        0.000                      0                   33        0.693        0.000                       0                     9  
  mem_refclk                                                                                                                                                         0.561        0.000                      0                    2        0.324        0.000                      0                    2        0.281        0.000                       0                    15  
    oserdes_clk                                                                                                                                                      0.543        0.000                      0                    4        0.364        0.000                      0                    4        0.430        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 1.908        0.000                      0                   36        0.066        0.000                      0                   36        0.693        0.000                       0                    11  
    oserdes_clk_1                                                                                                                                                    0.531        0.000                      0                    4        0.370        0.000                      0                    4        0.430        0.000                       0                    12  
      oserdes_clkdiv_1                                                                                                                                               1.929        0.000                      0                   36        0.066        0.000                      0                   36        0.693        0.000                       0                    11  
    oserdes_clk_2                                                                                                                                                    0.538        0.000                      0                    4        0.366        0.000                      0                    4        0.430        0.000                       0                    12  
      oserdes_clkdiv_2                                                                                                                                               1.935        0.000                      0                   36        0.066        0.000                      0                   36        0.693        0.000                       0                    11  
    oserdes_clk_3                                                                                                                                                    0.549        0.000                      0                    4        0.359        0.000                      0                    4        0.430        0.000                       0                    12  
      oserdes_clkdiv_3                                                                                                                                               1.916        0.000                      0                   36        0.066        0.000                      0                   36        0.693        0.000                       0                    11  
    oserdes_clk_4                                                                                                                                                                                                                                                                                                0.430        0.000                       0                     1  
      oserdes_clkdiv_4                                                                                                                                               5.095        0.000                      0                    4        0.067        0.000                      0                    4        2.193        0.000                       0                     2  
    oserdes_clk_5                                                                                                                                                                                                                                                                                                0.430        0.000                       0                     9  
      oserdes_clkdiv_5                                                                                                                                               4.930        0.000                      0                   32        0.067        0.000                      0                   32        2.193        0.000                       0                     9  
    oserdes_clk_6                                                                                                                                                                                                                                                                                                0.430        0.000                       0                     7  
      oserdes_clkdiv_6                                                                                                                                               4.935        0.000                      0                   28        0.066        0.000                      0                   28        2.193        0.000                       0                     8  
    oserdes_clk_7                                                                                                                                                                                                                                                                                                0.430        0.000                       0                     9  
      oserdes_clkdiv_7                                                                                                                                               4.915        0.000                      0                   36        0.068        0.000                      0                   36        2.193        0.000                       0                    10  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   1.500        0.000                       0                     3  
    ddr3_ui_clk                                                                                                                                                      0.640        0.000                      0                47284        0.053        0.000                      0                47284        2.062        0.000                       0                 20013  
    ddr3_ui_clk_2x                                                                                                                                                   3.967        0.000                      0                   16        0.113        0.000                      0                   16        5.600        0.000                       0                    20  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   6.563        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     0.562        0.000                       0                    15  
xge_clk                                                                                                                                                              2.174        0.000                      0                 6553        0.060        0.000                      0                 6552        1.700        0.000                       0                  3399  
  clkfbout                                                                                                                                                                                                                                                                                                       5.463        0.000                       0                     2  
  dclk_buf                                                                                                                                                          10.139        0.000                      0                  185        0.108        0.000                      0                  185        6.000        0.000                       0                   123  
  ddr3_dma_clk                                                                                                                                                       0.444        0.000                      0                20687        0.050        0.000                      0                20687        0.993        0.000                       0                  7970  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock                                                                                                                                           bus_clk                                                                                                                                                          2.440        0.000                      0                    5                                                                        
clk40                                                                                                                                                      bus_clk                                                                                                                                                          9.311        0.000                      0                  111                                                                        
radio_clk_1x                                                                                                                                               bus_clk                                                                                                                                                         15.464        0.000                      0                  116                                                                        
radio_clk_2x                                                                                                                                               bus_clk                                                                                                                                                         15.464        0.000                      0                  116                                                                        
xge_clk                                                                                                                                                    bus_clk                                                                                                                                                          5.709        0.000                      0                   18                                                                        
ddr3_dma_clk                                                                                                                                               bus_clk                                                                                                                                                          2.560        0.000                      0                   50                                                                        
bus_clk                                                                                                                                                    clk40                                                                                                                                                            4.334        0.000                      0                  126                                                                        
bus_clk                                                                                                                                                    radio_clk_1x                                                                                                                                                     4.296        0.000                      0                  132                                                                        
radio_clk_2x_1                                                                                                                                             radio_clk_1x                                                                                                                                                    11.924        0.000                      0                  692        0.081        0.000                      0                  692  
radio_clk_1x                                                                                                                                               radio_clk_1x_1                                                                                                                                                  24.405        0.000                      0                   48        2.488        0.000                      0                   48  
radio_clk_2x                                                                                                                                               radio_clk_1x_1                                                                                                                                                   8.232        0.000                      0                   48        2.550        0.000                      0                   48  
radio_clk_2x_1                                                                                                                                             radio_clk_1x_1                                                                                                                                                  14.110        0.000                      0                   24        0.297        0.000                      0                   24  
bus_clk                                                                                                                                                    radio_clk_2x                                                                                                                                                     4.296        0.000                      0                  132                                                                        
radio_clk_2x_1                                                                                                                                             radio_clk_2x                                                                                                                                                     6.319        0.000                      0                  692        0.360        0.000                      0                  692  
radio_clk_1x                                                                                                                                               radio_clk_2x_1                                                                                                                                                   9.130        0.000                      0                   48        2.137        0.000                      0                   48  
radio_clk_1x_1                                                                                                                                             radio_clk_2x_1                                                                                                                                                   5.013        0.000                      0                   75        0.127        0.000                      0                   75  
radio_clk_2x                                                                                                                                               radio_clk_2x_1                                                                                                                                                   9.027        0.000                      0                   48        2.075        0.000                      0                   48  
rx_clk                                                                                                                                                     tx_clk                                                                                                                                                           1.018        0.000                      0                   14        0.889        0.000                      0                   14  
ddr3_ui_clk                                                                                                                                                u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk        5.222        0.000                      0                    8       22.365        0.000                      0                    8  
ddr3_ui_clk                                                                                                                                                u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk        4.503        0.000                      0                    8       22.917        0.000                      0                    8  
ddr3_ui_clk                                                                                                                                                u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        3.705        0.000                      0                    8       23.395        0.000                      0                    8  
ddr3_ui_clk                                                                                                                                                u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        2.969        0.000                      0                    8       23.814        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.443        0.000                      0                    2        0.227        0.000                      0                    2  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   0.811        0.000                      0                   15        0.094        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 0.764        0.000                      0                   15        0.071        0.000                      0                   15  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 0.743        0.000                      0                   15        0.086        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 0.697        0.000                      0                   15        0.094        0.000                      0                   15  
oserdes_clk_4                                                                                                                                              oserdes_clkdiv_4                                                                                                                                                 0.811        0.000                      0                    2        0.094        0.000                      0                    2  
oserdes_clk_5                                                                                                                                              oserdes_clkdiv_5                                                                                                                                                 0.811        0.000                      0                    9        0.093        0.000                      0                    9  
oserdes_clk_6                                                                                                                                              oserdes_clkdiv_6                                                                                                                                                 0.811        0.000                      0                    8        0.094        0.000                      0                    8  
oserdes_clk_7                                                                                                                                              oserdes_clkdiv_7                                                                                                                                                 0.801        0.000                      0                   10        0.082        0.000                      0                   10  
bus_clk                                                                                                                                                    ddr3_ui_clk                                                                                                                                                      5.277        0.000                      0                   12                                                                        
ddr3_ui_clk_2x                                                                                                                                             ddr3_ui_clk                                                                                                                                                      3.718        0.000                      0                    5        0.132        0.000                      0                    5  
ddr3_dma_clk                                                                                                                                               ddr3_ui_clk                                                                                                                                                      2.619        0.000                      0                  116                                                                        
ddr3_ui_clk                                                                                                                                                ddr3_ui_clk_2x                                                                                                                                                   3.235        0.000                      0                    1        0.575        0.000                      0                    1  
bus_clk                                                                                                                                                    xge_clk                                                                                                                                                          4.326        0.000                      0                   31                                                                        
dclk_buf                                                                                                                                                   xge_clk                                                                                                                                                          2.419        0.000                      0                   16                                                                        
xge_clk                                                                                                                                                    dclk_buf                                                                                                                                                         2.342        0.000                      0                   26                                                                        
bus_clk                                                                                                                                                    ddr3_dma_clk                                                                                                                                                     4.299        0.000                      0                   50                                                                        
ddr3_ui_clk                                                                                                                                                ddr3_dma_clk                                                                                                                                                     5.126        0.000                      0                  116                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                  From Clock                                                                                                                                  To Clock                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                  ----------                                                                                                                                  --------                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                           bus_clk                                                                                                                                     bus_clk                                                                                                                                           1.239        0.000                      0                 9275        0.124        0.000                      0                 9275  
**async_default**                                                                                                                           clk40                                                                                                                                       clk40                                                                                                                                             9.020        0.000                      0                 2686        0.152        0.000                      0                 2686  
**async_default**                                                                                                                           ddr3_dma_clk                                                                                                                                ddr3_dma_clk                                                                                                                                      0.734        0.000                      0                 1482        0.118        0.000                      0                 1482  
**async_default**                                                                                                                           ddr3_ui_clk                                                                                                                                 ddr3_ui_clk                                                                                                                                       4.252        0.000                      0                  499        0.175        0.000                      0                  499  
**async_default**                                                                                                                           radio_clk_1x                                                                                                                                radio_clk_1x                                                                                                                                     29.845        0.000                      0                 1051        0.142        0.000                      0                 1051  
**async_default**                                                                                                                           radio_clk_1x                                                                                                                                radio_clk_1x_1                                                                                                                                   23.084        0.000                      0                    3        4.903        0.000                      0                    3  
**async_default**                                                                                                                           radio_clk_2x                                                                                                                                radio_clk_1x_1                                                                                                                                    6.911        0.000                      0                    3        4.965        0.000                      0                    3  
**async_default**                                                                                                                           radio_clk_2x                                                                                                                                radio_clk_2x                                                                                                                                     13.569        0.000                      0                 1051        0.142        0.000                      0                 1051  
**async_default**                                                                                                                           sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.322        0.000                      0                    1        0.269        0.000                      0                    1  
**async_default**                                                                                                                           xge_clk                                                                                                                                     xge_clk                                                                                                                                           2.536        0.000                      0                 1045        0.474        0.000                      0                 1045  
**default**                                                                                                                                                                                                                                                                                                                                                                                                                               0.542        0.000                      0                    6        2.892        0.000                      0                   16  
**default**                                                                                                                                 bus_clk                                                                                                                                                                                                                                                                                       0.766        0.000                      0                   27        3.747        0.000                      0                    9  
**default**                                                                                                                                 ddr3_ui_clk                                                                                                                                                                                                                                                                                   1.453        0.000                      0                    3        3.837        0.000                      0                    1  
**default**                                                                                                                                 input port clock                                                                                                                                                                                                                                                                              0.499        0.000                      0                    1                                                                        
**default**                                                                                                                                 radio_clk_1x                                                                                                                                                                                                                                                                                  1.894        0.000                      0                   60        3.988        0.000                      0                    6  
**default**                                                                                                                                 radio_clk_2x                                                                                                                                                                                                                                                                                  1.894        0.000                      0                   60        3.988        0.000                      0                    6  
**default**                                                                                                                                 sfp_wrapper_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK                                                                                                                                                   39.029        0.000                      0                    1        5.418        0.000                      0                    1  


