INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:08:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 2.076ns (28.739%)  route 5.148ns (71.261%))
  Logic Levels:           21  (CARRY4=10 LUT1=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X41Y55         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.413     1.119    mulf0/operator/sigProdExt_c2[23]
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.119     1.238 r  mulf0/operator/ltOp_carry_i_15/O
                         net (fo=1, routed)           0.336     1.574    mulf0/operator/ltOp_carry_i_15_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.043     1.617 r  mulf0/operator/ltOp_carry_i_11/O
                         net (fo=1, routed)           0.378     1.995    mulf0/operator/ltOp_carry_i_11_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I1_O)        0.043     2.038 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     2.038    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.289 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.289    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.338 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.338    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.387 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.387    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.436 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.436    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.485 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.485    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.534 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.534    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.679 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/O[3]
                         net (fo=6, routed)           0.571     3.250    mulf0/operator/RoundingAdder/ip_result[27]
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.120     3.370 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.401     3.771    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.043     3.814 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.410     4.224    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.043     4.267 f  mulf0/operator/RoundingAdder/level4_c1[16]_i_2/O
                         net (fo=9, routed)           0.592     4.859    mulf0/operator/RoundingAdder/mulf0_result[13]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.043     4.902 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O
                         net (fo=1, routed)           0.238     5.140    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.043     5.183 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.248     5.431    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.043     5.474 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.174     5.648    addf0/operator/level5_c1_reg[3][0]
    SLICE_X41Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.839 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.357     6.195    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X42Y67         LUT1 (Prop_lut1_I0_O)        0.043     6.238 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.304     6.542    addf0/operator/ps_c1_reg[0][0]
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     6.733 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.733    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.886 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=6, routed)           0.345     7.231    mulf0/operator/RoundingAdder/level4_c1_reg[22][1]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.119     7.350 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.381     7.732    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X41Y66         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1456, unset)         0.483     8.683    addf0/operator/RightShifterComponent/clk
    SLICE_X41Y66         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X41Y66         FDRE (Setup_fdre_C_R)       -0.295     8.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  0.621    




