{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 18:42:52 2015 " "Info: Processing started: Sat Dec 05 18:42:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_reg_str -c shift_reg_str " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shift_reg_str -c shift_reg_str" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" shift_reg_str.vhd(46) " "Error (10500): VHDL syntax error at shift_reg_str.vhd(46) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" shift_reg_str.vhd(46) " "Error (10500): VHDL syntax error at shift_reg_str.vhd(46) near text \";\";  expecting \"<=\"" {  } { { "shift_reg_str.vhd" "" { Text "D:/Quartus_Tests/askisi_4/shift_reg_str/shift_reg_str.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_str.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file shift_reg_str.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Allocated 213 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 05 18:43:15 2015 " "Error: Processing ended: Sat Dec 05 18:43:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Error: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
