// Seed: 675555182
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wire id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  logic   id_0,
    input  supply0 id_1,
    output logic   id_2,
    output logic   id_3
);
  always @(id_1 ^ 1'b0 ^ 1 ^ 1 >> ~id_1) begin : LABEL_0
    id_3 <= id_0;
    id_2 <= 1'b0;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
