{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 13:32:13 2016 " "Info: Processing started: Tue Nov 01 13:32:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MuxMapAddr -c Kmeans_MuxMapAddr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_MuxMapAddr -c Kmeans_MuxMapAddr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "op\[1\] mapAddr_A\[25\] 14.882 ns Longest " "Info: Longest tpd from source pin \"op\[1\]\" to destination pin \"mapAddr_A\[25\]\" is 14.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns op\[1\] 1 PIN PIN_T20 96 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_T20; Fanout = 96; PIN Node = 'op\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "Kmeans_MuxMapAddr.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxMapAddr/Kmeans_MuxMapAddr.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.640 ns) + CELL(0.150 ns) 8.602 ns Mux6~0 2 COMB LCCOMB_X1_Y9_N24 1 " "Info: 2: + IC(7.640 ns) + CELL(0.150 ns) = 8.602 ns; Loc. = LCCOMB_X1_Y9_N24; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { op[1] Mux6~0 } "NODE_NAME" } } { "Kmeans_MuxMapAddr.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxMapAddr/Kmeans_MuxMapAddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 9.309 ns Mux6~1 3 COMB LCCOMB_X1_Y9_N10 1 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 9.309 ns; Loc. = LCCOMB_X1_Y9_N10; Fanout = 1; COMB Node = 'Mux6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { Mux6~0 Mux6~1 } "NODE_NAME" } } { "Kmeans_MuxMapAddr.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxMapAddr/Kmeans_MuxMapAddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(2.632 ns) 14.882 ns mapAddr_A\[25\] 4 PIN PIN_W24 0 " "Info: 4: + IC(2.941 ns) + CELL(2.632 ns) = 14.882 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'mapAddr_A\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { Mux6~1 mapAddr_A[25] } "NODE_NAME" } } { "Kmeans_MuxMapAddr.vhd" "" { Text "Z:/Lucas/Kmeans_Processador/Kmeans_MuxMapAddr/Kmeans_MuxMapAddr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.032 ns ( 27.09 % ) " "Info: Total cell delay = 4.032 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.850 ns ( 72.91 % ) " "Info: Total interconnect delay = 10.850 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.882 ns" { op[1] Mux6~0 Mux6~1 mapAddr_A[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.882 ns" { op[1] {} op[1]~combout {} Mux6~0 {} Mux6~1 {} mapAddr_A[25] {} } { 0.000ns 0.000ns 7.640ns 0.269ns 2.941ns } { 0.000ns 0.812ns 0.150ns 0.438ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 13:32:14 2016 " "Info: Processing ended: Tue Nov 01 13:32:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
