<stg><name>H3_2</name>


<trans_list>

<trans id="967" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="11" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="17" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
<literal name="icmp_ln239_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="19" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="25" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="26" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
<literal name="icmp_ln239_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="30" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="31" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="36" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="37" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="41" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
<literal name="icmp_ln239_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="43" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="49" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="51" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="53" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="54" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
<literal name="icmp_ln239_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="56" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="62" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="63" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="65" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
<literal name="icmp_ln239_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="65" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="66" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="71" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="72" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="72" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="73" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="75" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="81" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
<literal name="icmp_ln239_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="83" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="84" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="90" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="102" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="104" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="105" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="106" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="107" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="108" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="1"/>
<literal name="icmp_ln239_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="108" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="1"/>
<literal name="icmp_ln239_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="109" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="115" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="116" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="118" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="1"/>
<literal name="icmp_ln239_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="118" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="1"/>
<literal name="icmp_ln239_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="119" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="125" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="136" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:0  %messageByteLength_re = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %messageByteLength)

]]></Node>
<StgValue><ssdm name="messageByteLength_re"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:1  %stateAsWords_18 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_18"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:2  %stateAsWords_22 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_22"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:3  %stateAsWords_15 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_15"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:4  %temp = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:5  %stateAsWords_17 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_17"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:6  %temp_4 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:7  %stateAsWords_16 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_16"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:8  %temp_3 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:9  %stateAsWords = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:10  %stateAsWords_23 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_23"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:11  %stateAsWords_14 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:12  %stateAsWords_19 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_19"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:13  %stateAsWords_21 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_21"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:14  %stateAsWords_20 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_20"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:15  %stateAsWords_24 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_24"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:16  %hash = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="hash"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:17  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i106:18  %challengeBits_0_add = getelementptr [55 x i8]* %challengeBits_0, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="challengeBits_0_add"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader2.preheader.i.i.i.i106:19  store i8 0, i8* %challengeBits_0_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i.i106:20  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i4 = phi i8 [ 0, %.preheader2.preheader.i.i.i.i106 ], [ %loop_42, %1 ]

]]></Node>
<StgValue><ssdm name="loop_0_i4"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139 = icmp eq i8 %loop_0_i4, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_42 = add i8 %loop_0_i4, 1

]]></Node>
<StgValue><ssdm name="loop_42"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139, label %KeccakP1600_Initialize.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140 = zext i8 %loop_0_i4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:0  %ctx_sponge_byteIOInd = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:1  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit:2  br label %.preheader2.i.i.i.i109

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i109:0  %phi_ln194 = phi i1 [ true, %KeccakP1600_Initialize.exit ], [ %icmp_ln244, %._crit_edge6.i.i.i.i128 ]

]]></Node>
<StgValue><ssdm name="phi_ln194"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i.i109:1  %ctx_sponge_byteIOInd_55 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_55"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i.i109:2  %empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i.i109:3  br i1 %phi_ln194, label %._crit_edge.i.i.i.i121, label %HashInit.exit132.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i121:0  %add_ln226 = add i32 %ctx_sponge_byteIOInd_55, 1

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i121:1  %icmp_ln226 = icmp ugt i32 %add_ln226, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i121:2  %partialBlock = sub i32 168, %ctx_sponge_byteIOInd_55

]]></Node>
<StgValue><ssdm name="partialBlock"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i.i121:3  %select_ln226 = select i1 %icmp_ln226, i32 %partialBlock, i32 1

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i121:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
HashInit.exit132.preheader:0  %ctx_sponge_byteIOInd_56 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_56"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashInit.exit132.preheader:1  store i32 %ctx_sponge_byteIOInd_55, i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit132.preheader:2  br label %HashInit.exit132

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i_i124 = phi i32 [ 0, %._crit_edge.i.i.i.i121 ], [ %loop, %KeccakP1600_AddByte.exit.i.i.i.i127 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i_i124"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233 = icmp eq i32 %loop_1_i_i_i_i124, %select_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop = add nsw i32 %loop_1_i_i_i_i124, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233, label %3, label %KeccakP1600_AddByte.exit.i.i.i.i127

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:0  %add_ln234_20 = add i32 %ctx_sponge_byteIOInd_55, %loop_1_i_i_i_i124

]]></Node>
<StgValue><ssdm name="add_ln234_20"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:1  %zext_ln149 = zext i32 %add_ln234_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:2  %ctx_sponge_state_add_26 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_26"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_26, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_57 = add i32 %ctx_sponge_byteIOInd_55, %select_ln226

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_57"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239 = icmp eq i32 %ctx_sponge_byteIOInd_57, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239, label %4, label %.._crit_edge6.i.i.i.i128_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i.i128_crit_edge:0  store i32 %ctx_sponge_byteIOInd_57, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i.i128_crit_edge:1  br label %._crit_edge6.i.i.i.i128

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="198" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_26, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:4  %xor_ln149 = xor i8 %ctx_sponge_state_loa, 1

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:5  store i8 %xor_ln149, i8* %ctx_sponge_state_add_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i127:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="202" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="203" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="206" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i.i128

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i.i128:0  %icmp_ln244 = icmp eq i32 %select_ln226, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i128:1  br label %.preheader2.i.i.i.i109

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashInit.exit132:0  %i_0 = phi i8 [ 0, %HashInit.exit132.preheader ], [ %i, %HashInit.exit132.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashInit.exit132:1  %ctx_sponge_byteIOInd_58 = load i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_58"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8">
<![CDATA[
HashInit.exit132:2  %zext_ln576 = zext i8 %i_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln576"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashInit.exit132:3  %icmp_ln576 = icmp eq i8 %i_0, -37

]]></Node>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
HashInit.exit132:4  %empty_290 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashInit.exit132:5  %i = add i8 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
HashInit.exit132:6  br i1 %icmp_ln576, label %.preheader6.preheader, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader7.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="10">
<![CDATA[
.preheader7.preheader:1  %zext_ln589 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln589"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:2  %sub_ln589 = sub i11 %zext_ln589, %zext_ln576

]]></Node>
<StgValue><ssdm name="sub_ln589"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:3  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader:0  %ctx_sponge_byteIOInd_59 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_59"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  store i32 %ctx_sponge_byteIOInd_58, i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="store_ln594"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0  %j_0 = phi i2 [ 0, %.preheader7.preheader ], [ %j_14, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="2">
<![CDATA[
.preheader7:1  %zext_ln577 = zext i2 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln577"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:2  %icmp_ln577 = icmp eq i2 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_291 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:4  %j_14 = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln577, label %HashInit.exit132.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln589 = add i11 %zext_ln577, %sub_ln589

]]></Node>
<StgValue><ssdm name="add_ln589"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit132.loopexit:0  br label %HashInit.exit132

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln34 = phi i7 [ 0, %5 ], [ %add_ln34, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:1  %add_ln34 = add i7 %phi_ln34, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
meminst.i:2  %zext_ln34_3 = zext i7 %phi_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %temp_3_addr = getelementptr [75 x i8]* %temp_3, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="temp_3_addr"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i:4  store i8 0, i8* %temp_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:5  %icmp_ln34 = icmp eq i7 %phi_ln34, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty_292 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %icmp_ln34, label %.preheader278.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader278.preheader:0  br label %.preheader278

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader278:0  %loop_0_i = phi i5 [ %loop_44, %6 ], [ 0, %.preheader278.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
.preheader278:1  %zext_ln37_3 = zext i5 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader278:2  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader278:3  %empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader278:4  br i1 %tmp_66, label %.preheader2.preheader.i.i.i137, label %6

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_s = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_s"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="2" op_3_bw="2">
<![CDATA[
:2  %tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i2.i2(i11 %add_ln589, i2 0, i2 %trunc_ln38_s)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="15">
<![CDATA[
:3  %sext_ln38 = sext i15 %tmp_19 to i36

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="36">
<![CDATA[
:4  %zext_ln38_3 = zext i36 %sext_ln38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %viewOutputs_addr = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="viewOutputs_addr"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
:6  %temp2 = load i32* %viewOutputs_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="5">
<![CDATA[
:11  %trunc_ln37_3 = trunc i5 %loop_0_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_3"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26  %loop_44 = add i5 4, %loop_0_i

]]></Node>
<StgValue><ssdm name="loop_44"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i137:0  br label %.preheader2.i.i.i140

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="257" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
:6  %temp2 = load i32* %viewOutputs_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
:7  %trunc_ln39_3 = trunc i32 %temp2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_3"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_3_addr_1 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="temp_3_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %trunc_ln39_3, i8* %temp_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %or_ln41 = or i4 %trunc_ln37_3, 1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
:13  %zext_ln41_4 = zext i4 %or_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %temp_3_addr_2 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="temp_3_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:15  store i8 %trunc_ln5, i8* %temp_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %or_ln43 = or i4 %trunc_ln37_3, 2

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
:18  %zext_ln43_3 = zext i4 %or_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_3_addr_3 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="temp_3_addr_3"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:20  store i8 %trunc_ln6, i8* %temp_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %or_ln45 = or i4 %trunc_ln37_3, 3

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="4">
<![CDATA[
:23  %zext_ln45_3 = zext i4 %or_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %temp_3_addr_4 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="temp_3_addr_4"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:25  store i8 %trunc_ln7, i8* %temp_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader278

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i140:0  %i_0_i_i_i138 = phi i33 [ 0, %.preheader2.preheader.i.i.i137 ], [ %i_39, %._crit_edge6.i.i.i159 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i138"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i140:1  %p_01_rec_i_i_i139 = phi i64 [ 0, %.preheader2.preheader.i.i.i137 ], [ %p_2_rec_i_i_i162, %._crit_edge6.i.i.i159 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i139"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i140:2  %tmp_68 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i138, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i140:3  %icmp_ln194_8 = icmp eq i29 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_8"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i140:4  br i1 %icmp_ln194_8, label %._crit_edge.i.i.i152, label %.preheader7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i152:1  %trunc_ln225_9 = trunc i33 %i_0_i_i_i138 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_9"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i152:2  %partialBlock_37 = sub i5 -16, %trunc_ln225_9

]]></Node>
<StgValue><ssdm name="partialBlock_37"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i152:0  %ctx_sponge_byteIOInd_60 = load i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_60"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i152:3  %zext_ln225_8 = zext i5 %partialBlock_37 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_8"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i152:4  %add_ln226_8 = add i32 %ctx_sponge_byteIOInd_60, %zext_ln225_8

]]></Node>
<StgValue><ssdm name="add_ln226_8"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i152:5  %icmp_ln226_9 = icmp ugt i32 %add_ln226_8, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_9"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i152:6  %partialBlock_38 = sub i32 168, %ctx_sponge_byteIOInd_60

]]></Node>
<StgValue><ssdm name="partialBlock_38"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i152:7  %select_ln226_12 = select i1 %icmp_ln226_9, i32 %partialBlock_38, i32 %zext_ln225_8

]]></Node>
<StgValue><ssdm name="select_ln226_12"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i152:8  %zext_ln231_6 = zext i32 %select_ln226_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_6"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i152:9  %zext_ln231_14 = zext i32 %select_ln226_12 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_14"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i152:10  %i_39 = add i33 %zext_ln231_14, %i_0_i_i_i138

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i152:11  br label %7

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i155 = phi i32 [ 0, %._crit_edge.i.i.i152 ], [ %loop_47, %KeccakP1600_AddByte.exit.i.i.i158 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i155"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_8 = icmp eq i32 %loop_1_i_i_i155, %select_ln226_12

]]></Node>
<StgValue><ssdm name="icmp_ln233_8"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_47 = add nsw i32 %loop_1_i_i_i155, 1

]]></Node>
<StgValue><ssdm name="loop_47"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_8, label %8, label %KeccakP1600_AddByte.exit.i.i.i158

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:0  %ctx_sponge_byteIOInd_61 = load i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_61"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:1  %trunc_ln234_10 = trunc i32 %loop_1_i_i_i155 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_10"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:2  %trunc_ln194_8 = trunc i64 %p_01_rec_i_i_i139 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_8"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:3  %add_ln234_19 = add i8 %trunc_ln194_8, %trunc_ln234_10

]]></Node>
<StgValue><ssdm name="add_ln234_19"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:4  %zext_ln234_10 = zext i8 %add_ln234_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_10"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:5  %temp_3_addr_5 = getelementptr inbounds [75 x i8]* %temp_3, i64 0, i64 %zext_ln234_10

]]></Node>
<StgValue><ssdm name="temp_3_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:6  %temp_3_load = load i8* %temp_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_load"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:7  %add_ln234_29 = add i32 %ctx_sponge_byteIOInd_61, %loop_1_i_i_i155

]]></Node>
<StgValue><ssdm name="add_ln234_29"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:8  %zext_ln149_14 = zext i32 %add_ln234_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_14"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:9  %ctx_sponge_state_add_27 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_14

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_27"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:10  %ctx_sponge_state_loa_22 = load i8* %ctx_sponge_state_add_27, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_22"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_sponge_byteIOInd_62 = load i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_62"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_63 = add i32 %ctx_sponge_byteIOInd_62, %select_ln226_12

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_63"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_8 = icmp eq i32 %ctx_sponge_byteIOInd_63, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_8"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_8, label %9, label %.._crit_edge6.i.i.i159_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.._crit_edge6.i.i.i159_crit_edge:0  store i32 %ctx_sponge_byteIOInd_63, i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
<literal name="icmp_ln239_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i159_crit_edge:1  br label %._crit_edge6.i.i.i159

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
<literal name="icmp_ln239_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_16, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_8" val="1"/>
<literal name="icmp_ln239_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_56

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="319" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:6  %temp_3_load = load i8* %temp_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_3_load"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:10  %ctx_sponge_state_loa_22 = load i8* %ctx_sponge_state_add_27, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_22"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:11  %xor_ln149_19 = xor i8 %ctx_sponge_state_loa_22, %temp_3_load

]]></Node>
<StgValue><ssdm name="xor_ln149_19"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:12  store i8 %xor_ln149_19, i8* %ctx_sponge_state_add_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i158:13  br label %7

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="324" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_16, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="325" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_16)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="326" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_16)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="327" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_16)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="328" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_16)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i159

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i159:0  %p_2_rec_i_i_i162 = add i64 %zext_ln231_6, %p_01_rec_i_i_i139

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i162"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i159:1  br label %.preheader2.i.i.i140

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader6:0  %i_1 = phi i8 [ 0, %.preheader6.preheader ], [ %i_36, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:1  %ctx_sponge_byteIOInd_64 = load i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_64"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:2  %icmp_ln594 = icmp eq i8 %i_1, -37

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_294 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:4  %i_36 = add i8 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln594, label %13, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %zext_ln234 = zext i8 %i_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %zext_ln234_15 = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_15"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:3  %sub_ln234 = sub i11 %zext_ln234_15, %zext_ln234

]]></Node>
<StgValue><ssdm name="sub_ln234"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %meminst.i211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i2 [ 0, %.preheader.preheader ], [ %j, %.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %icmp_ln595 = icmp eq i2 %j_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln595"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_295 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %j = add i2 %j_1, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln595, label %.preheader6.loopexit, label %.preheader2.preheader.i.i.i75

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="2">
<![CDATA[
.preheader2.preheader.i.i.i75:0  %zext_ln234_16 = zext i2 %j_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln234_16"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader.i.i.i75:1  %add_ln234_22 = add i11 %zext_ln234_16, %sub_ln234

]]></Node>
<StgValue><ssdm name="add_ln234_22"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader2.preheader.i.i.i75:2  %tmp_61_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %add_ln234_22, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i75:3  br label %.preheader2.i.i.i78

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i78:0  %i_0_i_i_i76 = phi i33 [ 0, %.preheader2.preheader.i.i.i75 ], [ %i_37, %._crit_edge6.i.i.i97 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i76"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i78:1  %p_01_rec_i_i_i77 = phi i64 [ 0, %.preheader2.preheader.i.i.i75 ], [ %p_2_rec_i_i_i100, %._crit_edge6.i.i.i97 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i77"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i78:2  %tmp_65 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0_i_i_i76, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i78:3  %icmp_ln194 = icmp eq i28 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i78:4  br i1 %icmp_ln194, label %._crit_edge.i.i.i90, label %.preheader.loopexit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i90:1  %trunc_ln225 = trunc i33 %i_0_i_i_i76 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i90:2  %partialBlock_33 = sub i6 -32, %trunc_ln225

]]></Node>
<StgValue><ssdm name="partialBlock_33"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i90:0  %ctx_sponge_byteIOInd_65 = load i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_65"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i90:3  %zext_ln225 = zext i6 %partialBlock_33 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i90:4  %add_ln226_7 = add i32 %ctx_sponge_byteIOInd_65, %zext_ln225

]]></Node>
<StgValue><ssdm name="add_ln226_7"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i90:5  %icmp_ln226_7 = icmp ugt i32 %add_ln226_7, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_7"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i90:6  %partialBlock_34 = sub i32 168, %ctx_sponge_byteIOInd_65

]]></Node>
<StgValue><ssdm name="partialBlock_34"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i90:7  %select_ln226_10 = select i1 %icmp_ln226_7, i32 %partialBlock_34, i32 %zext_ln225

]]></Node>
<StgValue><ssdm name="select_ln226_10"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i90:8  %zext_ln231 = zext i32 %select_ln226_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i90:9  %zext_ln231_12 = zext i32 %select_ln226_10 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_12"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i90:10  %i_37 = add i33 %zext_ln231_12, %i_0_i_i_i76

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i90:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i93 = phi i32 [ 0, %._crit_edge.i.i.i90 ], [ %loop_45, %KeccakP1600_AddByte.exit.i.i.i96 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i93"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_7 = icmp eq i32 %loop_1_i_i_i93, %select_ln226_10

]]></Node>
<StgValue><ssdm name="icmp_ln233_7"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_45 = add nsw i32 %loop_1_i_i_i93, 1

]]></Node>
<StgValue><ssdm name="loop_45"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_7, label %11, label %KeccakP1600_AddByte.exit.i.i.i96

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:0  %ctx_sponge_byteIOInd_66 = load i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_66"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:1  %trunc_ln234 = trunc i32 %loop_1_i_i_i93 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:2  %trunc_ln194 = trunc i64 %p_01_rec_i_i_i77 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:3  %add_ln234 = add i7 %trunc_ln234, %trunc_ln194

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:4  %zext_ln234_17 = zext i7 %add_ln234 to i16

]]></Node>
<StgValue><ssdm name="zext_ln234_17"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:5  %add_ln234_24 = add i16 %tmp_61_cast, %zext_ln234_17

]]></Node>
<StgValue><ssdm name="add_ln234_24"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="16">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:6  %zext_ln234_18 = zext i16 %add_ln234_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_18"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:7  %as_hashes_addr = getelementptr [21024 x i8]* %as_hashes, i64 0, i64 %zext_ln234_18

]]></Node>
<StgValue><ssdm name="as_hashes_addr"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:8  %as_hashes_load = load i8* %as_hashes_addr, align 1

]]></Node>
<StgValue><ssdm name="as_hashes_load"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:9  %add_ln234_26 = add i32 %loop_1_i_i_i93, %ctx_sponge_byteIOInd_66

]]></Node>
<StgValue><ssdm name="add_ln234_26"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:10  %zext_ln149_12 = zext i32 %add_ln234_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_12"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:11  %ctx_sponge_state_add_28 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_12

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_28"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:12  %ctx_sponge_state_loa_23 = load i8* %ctx_sponge_state_add_28, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_23"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_sponge_byteIOInd_68 = load i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_68"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_70 = add i32 %ctx_sponge_byteIOInd_68, %select_ln226_10

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_70"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_7 = icmp eq i32 %ctx_sponge_byteIOInd_70, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_7"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_7, label %12, label %.._crit_edge6.i.i.i97_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.._crit_edge6.i.i.i97_crit_edge:0  store i32 %ctx_sponge_byteIOInd_70, i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
<literal name="icmp_ln239_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i97_crit_edge:1  br label %._crit_edge6.i.i.i97

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
<literal name="icmp_ln239_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_14, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_7" val="1"/>
<literal name="icmp_ln239_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_59

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="397" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:8  %as_hashes_load = load i8* %as_hashes_addr, align 1

]]></Node>
<StgValue><ssdm name="as_hashes_load"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:12  %ctx_sponge_state_loa_23 = load i8* %ctx_sponge_state_add_28, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_23"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:13  %xor_ln149_17 = xor i8 %ctx_sponge_state_loa_23, %as_hashes_load

]]></Node>
<StgValue><ssdm name="xor_ln149_17"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:14  store i8 %xor_ln149_17, i8* %ctx_sponge_state_add_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i96:15  br label %10

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="402" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_14, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="403" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_14)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="404" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_14)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="405" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_14)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="406" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_14)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i97

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i97:0  %p_2_rec_i_i_i100 = add i64 %zext_ln231, %p_01_rec_i_i_i77

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i100"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i97:1  br label %.preheader2.i.i.i78

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="410" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i211:0  %phi_ln34_3 = phi i7 [ 0, %13 ], [ %add_ln34_3, %meminst.i211 ]

]]></Node>
<StgValue><ssdm name="phi_ln34_3"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i211:1  %add_ln34_3 = add i7 %phi_ln34_3, 1

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="7">
<![CDATA[
meminst.i211:2  %zext_ln34 = zext i7 %phi_ln34_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i211:3  %temp_addr = getelementptr [75 x i8]* %temp, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i211:4  store i8 0, i8* %temp_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i211:5  %icmp_ln34_3 = icmp eq i7 %phi_ln34_3, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i211:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i211:7  %empty_296 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i211:8  br i1 %icmp_ln34_3, label %.preheader273.preheader, label %meminst.i211

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.preheader273.preheader:0  br label %.preheader273

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="420" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader273:0  %loop_0_i212 = phi i5 [ %loop_43, %14 ], [ 0, %.preheader273.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i212"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="5">
<![CDATA[
.preheader273:1  %zext_ln37 = zext i5 %loop_0_i212 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader273:2  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i212, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader273:3  %empty_297 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader273:4  br i1 %tmp_64, label %.preheader2.preheader.i.i.i220, label %14

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i212, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38 = zext i2 %trunc_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %circuitOutput_addr = getelementptr [64 x i32]* %circuitOutput, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="circuitOutput_addr"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp2_3 = load i32* %circuitOutput_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_3"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37 = trunc i5 %loop_0_i212 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop_43 = add i5 4, %loop_0_i212

]]></Node>
<StgValue><ssdm name="loop_43"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i220:0  %ctx_sponge_byteIOInd_72 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_72"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i220:1  store i32 %ctx_sponge_byteIOInd_64, i32* %ctx_sponge_byteIOInd_72

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i220:2  br label %.preheader2.i.i.i223

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="434" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp2_3 = load i32* %circuitOutput_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_3"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39 = trunc i32 %temp2_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_addr_7 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="temp_addr_7"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39, i8* %temp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="438" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln41_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="439" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41_3 = or i4 %trunc_ln37, 1

]]></Node>
<StgValue><ssdm name="or_ln41_3"/></StgValue>
</operation>

<operation id="440" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41 = zext i4 %or_ln41_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="441" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_addr_8 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_addr_8"/></StgValue>
</operation>

<operation id="442" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln41_3, i8* %temp_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="443" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln43_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_3"/></StgValue>
</operation>

<operation id="444" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln45_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="445" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43_3 = or i4 %trunc_ln37, 2

]]></Node>
<StgValue><ssdm name="or_ln43_3"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43 = zext i4 %or_ln43_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="448" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_addr_9 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="temp_addr_9"/></StgValue>
</operation>

<operation id="449" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln43_3, i8* %temp_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="450" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45_3 = or i4 %trunc_ln37, 3

]]></Node>
<StgValue><ssdm name="or_ln45_3"/></StgValue>
</operation>

<operation id="451" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45 = zext i4 %or_ln45_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="452" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_addr_10 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="temp_addr_10"/></StgValue>
</operation>

<operation id="453" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln45_3, i8* %temp_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="454" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader273

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i223:0  %i_0_i_i_i221 = phi i33 [ 0, %.preheader2.preheader.i.i.i220 ], [ %i_38, %._crit_edge6.i.i.i242 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i221"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i223:1  %p_01_rec_i_i_i222 = phi i64 [ 0, %.preheader2.preheader.i.i.i220 ], [ %p_2_rec_i_i_i245, %._crit_edge6.i.i.i242 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i222"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i223:2  %ctx_sponge_byteIOInd_73 = load i32* %ctx_sponge_byteIOInd_72

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_73"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i223:3  %tmp_67 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i221, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i223:4  %icmp_ln194_7 = icmp eq i29 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_7"/></StgValue>
</operation>

<operation id="460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i223:5  br i1 %icmp_ln194_7, label %._crit_edge.i.i.i235, label %HashUpdate_2.exit246

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i235:0  %trunc_ln225_8 = trunc i33 %i_0_i_i_i221 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_8"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i235:1  %partialBlock_35 = sub i5 -16, %trunc_ln225_8

]]></Node>
<StgValue><ssdm name="partialBlock_35"/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit246:0  br label %meminst.i169

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="464" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i235:2  %zext_ln225_7 = zext i5 %partialBlock_35 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_7"/></StgValue>
</operation>

<operation id="465" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i235:3  %add_ln226_9 = add i32 %ctx_sponge_byteIOInd_73, %zext_ln225_7

]]></Node>
<StgValue><ssdm name="add_ln226_9"/></StgValue>
</operation>

<operation id="466" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i235:4  %icmp_ln226_8 = icmp ugt i32 %add_ln226_9, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_8"/></StgValue>
</operation>

<operation id="467" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i235:5  %partialBlock_36 = sub i32 168, %ctx_sponge_byteIOInd_73

]]></Node>
<StgValue><ssdm name="partialBlock_36"/></StgValue>
</operation>

<operation id="468" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i235:6  %select_ln226_11 = select i1 %icmp_ln226_8, i32 %partialBlock_36, i32 %zext_ln225_7

]]></Node>
<StgValue><ssdm name="select_ln226_11"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i235:7  %zext_ln231_7 = zext i32 %select_ln226_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_7"/></StgValue>
</operation>

<operation id="470" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i235:8  %zext_ln231_13 = zext i32 %select_ln226_11 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_13"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i235:9  %i_38 = add i33 %zext_ln231_13, %i_0_i_i_i221

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i235:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="473" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i238 = phi i32 [ 0, %._crit_edge.i.i.i235 ], [ %loop_46, %KeccakP1600_AddByte.exit.i.i.i241 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i238"/></StgValue>
</operation>

<operation id="474" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_9 = icmp eq i32 %loop_1_i_i_i238, %select_ln226_11

]]></Node>
<StgValue><ssdm name="icmp_ln233_9"/></StgValue>
</operation>

<operation id="475" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_46 = add nsw i32 %loop_1_i_i_i238, 1

]]></Node>
<StgValue><ssdm name="loop_46"/></StgValue>
</operation>

<operation id="476" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_9, label %16, label %KeccakP1600_AddByte.exit.i.i.i241

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="477" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:0  %trunc_ln234_9 = trunc i32 %loop_1_i_i_i238 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_9"/></StgValue>
</operation>

<operation id="478" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:1  %trunc_ln194_7 = trunc i64 %p_01_rec_i_i_i222 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_7"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:2  %add_ln234_17 = add i8 %trunc_ln194_7, %trunc_ln234_9

]]></Node>
<StgValue><ssdm name="add_ln234_17"/></StgValue>
</operation>

<operation id="480" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:3  %zext_ln234_9 = zext i8 %add_ln234_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_9"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:4  %temp_addr_11 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln234_9

]]></Node>
<StgValue><ssdm name="temp_addr_11"/></StgValue>
</operation>

<operation id="482" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:5  %temp_load = load i8* %temp_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="483" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:6  %add_ln234_27 = add i32 %ctx_sponge_byteIOInd_73, %loop_1_i_i_i238

]]></Node>
<StgValue><ssdm name="add_ln234_27"/></StgValue>
</operation>

<operation id="484" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:7  %zext_ln149_13 = zext i32 %add_ln234_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_13"/></StgValue>
</operation>

<operation id="485" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:8  %ctx_sponge_state_add_29 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_13

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_29"/></StgValue>
</operation>

<operation id="486" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:9  %ctx_sponge_state_loa_24 = load i8* %ctx_sponge_state_add_29, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_24"/></StgValue>
</operation>

<operation id="487" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_74 = add i32 %ctx_sponge_byteIOInd_73, %select_ln226_11

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_74"/></StgValue>
</operation>

<operation id="488" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_9 = icmp eq i32 %ctx_sponge_byteIOInd_74, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_9"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_9, label %17, label %.._crit_edge6.i.i.i242_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i242_crit_edge:0  store i32 %ctx_sponge_byteIOInd_74, i32* %ctx_sponge_byteIOInd_72

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
<literal name="icmp_ln239_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i242_crit_edge:1  br label %._crit_edge6.i.i.i242

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
<literal name="icmp_ln239_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_15, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="493" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_9" val="1"/>
<literal name="icmp_ln239_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_72

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="494" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:5  %temp_load = load i8* %temp_addr_11, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="495" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:9  %ctx_sponge_state_loa_24 = load i8* %ctx_sponge_state_add_29, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_24"/></StgValue>
</operation>

<operation id="496" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:10  %xor_ln149_18 = xor i8 %ctx_sponge_state_loa_24, %temp_load

]]></Node>
<StgValue><ssdm name="xor_ln149_18"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:11  store i8 %xor_ln149_18, i8* %ctx_sponge_state_add_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="498" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i241:12  br label %15

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="499" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_15, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="500" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_15)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="501" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_15)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="502" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_15)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="503" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_15)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i242

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i242:0  %p_2_rec_i_i_i245 = add i64 %zext_ln231_7, %p_01_rec_i_i_i222

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i245"/></StgValue>
</operation>

<operation id="506" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i242:1  br label %.preheader2.i.i.i223

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="507" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i169:0  %phi_ln34_4 = phi i7 [ 0, %HashUpdate_2.exit246 ], [ %add_ln34_4, %meminst.i169 ]

]]></Node>
<StgValue><ssdm name="phi_ln34_4"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i169:1  %add_ln34_4 = add i7 %phi_ln34_4, 1

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="509" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="7">
<![CDATA[
meminst.i169:2  %zext_ln34_4 = zext i7 %phi_ln34_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i169:3  %temp_4_addr = getelementptr [75 x i8]* %temp_4, i64 0, i64 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="temp_4_addr"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i169:4  store i8 0, i8* %temp_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i169:5  %icmp_ln34_4 = icmp eq i7 %phi_ln34_4, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="513" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i169:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="514" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i169:7  %empty_298 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="515" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i169:8  br i1 %icmp_ln34_4, label %.preheader270.preheader, label %meminst.i169

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="516" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
.preheader270.preheader:0  br label %.preheader270

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="517" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader270:0  %loop_0_i170 = phi i5 [ %loop_48, %18 ], [ 0, %.preheader270.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i170"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="5">
<![CDATA[
.preheader270:1  %zext_ln37_4 = zext i5 %loop_0_i170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_4"/></StgValue>
</operation>

<operation id="519" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader270:2  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i170, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="520" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader270:3  %empty_299 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="521" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader270:4  br i1 %tmp_69, label %.preheader2.preheader.i.i.i178, label %18

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="522" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i170, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="523" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38_4 = zext i2 %trunc_ln38_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="524" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln38_4

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="525" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_4 = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_4"/></StgValue>
</operation>

<operation id="526" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37_4 = trunc i5 %loop_0_i170 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_4"/></StgValue>
</operation>

<operation id="527" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop_48 = add i5 4, %loop_0_i170

]]></Node>
<StgValue><ssdm name="loop_48"/></StgValue>
</operation>

<operation id="528" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i178:0  %ctx_sponge_byteIOInd_75 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_75"/></StgValue>
</operation>

<operation id="529" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i178:1  store i32 %ctx_sponge_byteIOInd_73, i32* %ctx_sponge_byteIOInd_75

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="530" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i178:2  br label %.preheader2.i.i.i181

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="531" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_4 = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_4"/></StgValue>
</operation>

<operation id="532" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39_4 = trunc i32 %temp2_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_4"/></StgValue>
</operation>

<operation id="533" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_4_addr_1 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln37_4

]]></Node>
<StgValue><ssdm name="temp_4_addr_1"/></StgValue>
</operation>

<operation id="534" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39_4, i8* %temp_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="535" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln41_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="536" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41_4 = or i4 %trunc_ln37_4, 1

]]></Node>
<StgValue><ssdm name="or_ln41_4"/></StgValue>
</operation>

<operation id="537" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41_5 = zext i4 %or_ln41_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="538" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_4_addr_2 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="temp_4_addr_2"/></StgValue>
</operation>

<operation id="539" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln41_4, i8* %temp_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="540" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln43_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_4"/></StgValue>
</operation>

<operation id="541" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln45_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="542" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="543" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43_4 = or i4 %trunc_ln37_4, 2

]]></Node>
<StgValue><ssdm name="or_ln43_4"/></StgValue>
</operation>

<operation id="544" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43_4 = zext i4 %or_ln43_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="545" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_4_addr_3 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="temp_4_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln43_4, i8* %temp_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="547" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45_4 = or i4 %trunc_ln37_4, 3

]]></Node>
<StgValue><ssdm name="or_ln45_4"/></StgValue>
</operation>

<operation id="548" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45_4 = zext i4 %or_ln45_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="549" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_4_addr_4 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln45_4

]]></Node>
<StgValue><ssdm name="temp_4_addr_4"/></StgValue>
</operation>

<operation id="550" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln45_4, i8* %temp_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="551" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader270

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="552" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i181:0  %i_0_i_i_i179 = phi i33 [ 0, %.preheader2.preheader.i.i.i178 ], [ %i_40, %._crit_edge6.i.i.i200 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i179"/></StgValue>
</operation>

<operation id="553" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i181:1  %p_01_rec_i_i_i180 = phi i64 [ 0, %.preheader2.preheader.i.i.i178 ], [ %p_2_rec_i_i_i203, %._crit_edge6.i.i.i200 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i180"/></StgValue>
</operation>

<operation id="554" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i181:2  %ctx_sponge_byteIOInd_76 = load i32* %ctx_sponge_byteIOInd_75

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_76"/></StgValue>
</operation>

<operation id="555" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i181:3  %tmp_70 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i179, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="556" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i181:4  %icmp_ln194_9 = icmp eq i29 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_9"/></StgValue>
</operation>

<operation id="557" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i181:5  br i1 %icmp_ln194_9, label %._crit_edge.i.i.i193, label %HashUpdate_2.exit204

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="558" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i193:0  %trunc_ln225_10 = trunc i33 %i_0_i_i_i179 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_10"/></StgValue>
</operation>

<operation id="559" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i193:1  %partialBlock_39 = sub i5 -16, %trunc_ln225_10

]]></Node>
<StgValue><ssdm name="partialBlock_39"/></StgValue>
</operation>

<operation id="560" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit204:0  %ctx_sponge_byteIOInd_78 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_78"/></StgValue>
</operation>

<operation id="561" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit204:1  store i32 %ctx_sponge_byteIOInd_76, i32* %ctx_sponge_byteIOInd_78

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="562" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit204:2  br label %.preheader2.i.i.i48

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="563" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i193:2  %zext_ln225_9 = zext i5 %partialBlock_39 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_9"/></StgValue>
</operation>

<operation id="564" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i193:3  %add_ln226_10 = add i32 %ctx_sponge_byteIOInd_76, %zext_ln225_9

]]></Node>
<StgValue><ssdm name="add_ln226_10"/></StgValue>
</operation>

<operation id="565" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i193:4  %icmp_ln226_10 = icmp ugt i32 %add_ln226_10, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_10"/></StgValue>
</operation>

<operation id="566" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i193:5  %partialBlock_40 = sub i32 168, %ctx_sponge_byteIOInd_76

]]></Node>
<StgValue><ssdm name="partialBlock_40"/></StgValue>
</operation>

<operation id="567" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i193:6  %select_ln226_13 = select i1 %icmp_ln226_10, i32 %partialBlock_40, i32 %zext_ln225_9

]]></Node>
<StgValue><ssdm name="select_ln226_13"/></StgValue>
</operation>

<operation id="568" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i193:7  %zext_ln231_8 = zext i32 %select_ln226_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_8"/></StgValue>
</operation>

<operation id="569" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i193:8  %zext_ln231_15 = zext i32 %select_ln226_13 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_15"/></StgValue>
</operation>

<operation id="570" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i193:9  %i_40 = add i33 %zext_ln231_15, %i_0_i_i_i179

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="571" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i193:10  br label %19

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="572" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i196 = phi i32 [ 0, %._crit_edge.i.i.i193 ], [ %loop_49, %KeccakP1600_AddByte.exit.i.i.i199 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i196"/></StgValue>
</operation>

<operation id="573" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_10 = icmp eq i32 %loop_1_i_i_i196, %select_ln226_13

]]></Node>
<StgValue><ssdm name="icmp_ln233_10"/></StgValue>
</operation>

<operation id="574" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_49 = add nsw i32 %loop_1_i_i_i196, 1

]]></Node>
<StgValue><ssdm name="loop_49"/></StgValue>
</operation>

<operation id="575" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_10, label %20, label %KeccakP1600_AddByte.exit.i.i.i199

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="576" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:0  %trunc_ln234_11 = trunc i32 %loop_1_i_i_i196 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_11"/></StgValue>
</operation>

<operation id="577" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:1  %trunc_ln194_9 = trunc i64 %p_01_rec_i_i_i180 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_9"/></StgValue>
</operation>

<operation id="578" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:2  %add_ln234_21 = add i8 %trunc_ln194_9, %trunc_ln234_11

]]></Node>
<StgValue><ssdm name="add_ln234_21"/></StgValue>
</operation>

<operation id="579" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:3  %zext_ln234_11 = zext i8 %add_ln234_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_11"/></StgValue>
</operation>

<operation id="580" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:4  %temp_4_addr_5 = getelementptr inbounds [75 x i8]* %temp_4, i64 0, i64 %zext_ln234_11

]]></Node>
<StgValue><ssdm name="temp_4_addr_5"/></StgValue>
</operation>

<operation id="581" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:5  %temp_4_load = load i8* %temp_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_load"/></StgValue>
</operation>

<operation id="582" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:6  %add_ln234_30 = add i32 %ctx_sponge_byteIOInd_76, %loop_1_i_i_i196

]]></Node>
<StgValue><ssdm name="add_ln234_30"/></StgValue>
</operation>

<operation id="583" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:7  %zext_ln149_15 = zext i32 %add_ln234_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_15"/></StgValue>
</operation>

<operation id="584" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:8  %ctx_sponge_state_add_30 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_15

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_30"/></StgValue>
</operation>

<operation id="585" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:9  %ctx_sponge_state_loa_25 = load i8* %ctx_sponge_state_add_30, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_25"/></StgValue>
</operation>

<operation id="586" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_77 = add i32 %ctx_sponge_byteIOInd_76, %select_ln226_13

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_77"/></StgValue>
</operation>

<operation id="587" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_10 = icmp eq i32 %ctx_sponge_byteIOInd_77, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_10"/></StgValue>
</operation>

<operation id="588" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_10, label %21, label %.._crit_edge6.i.i.i200_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="589" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i200_crit_edge:0  store i32 %ctx_sponge_byteIOInd_77, i32* %ctx_sponge_byteIOInd_75

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="590" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
<literal name="icmp_ln239_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i200_crit_edge:1  br label %._crit_edge6.i.i.i200

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="591" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
<literal name="icmp_ln239_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_17, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="592" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_10" val="1"/>
<literal name="icmp_ln239_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_75

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="593" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:5  %temp_4_load = load i8* %temp_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_4_load"/></StgValue>
</operation>

<operation id="594" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:9  %ctx_sponge_state_loa_25 = load i8* %ctx_sponge_state_add_30, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_25"/></StgValue>
</operation>

<operation id="595" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:10  %xor_ln149_20 = xor i8 %ctx_sponge_state_loa_25, %temp_4_load

]]></Node>
<StgValue><ssdm name="xor_ln149_20"/></StgValue>
</operation>

<operation id="596" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:11  store i8 %xor_ln149_20, i8* %ctx_sponge_state_add_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="597" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i199:12  br label %19

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="598" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_17, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="599" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_17)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="600" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_17)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="601" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_17)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="602" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_17)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="603" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i200

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="604" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i200:0  %p_2_rec_i_i_i203 = add i64 %zext_ln231_8, %p_01_rec_i_i_i180

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i203"/></StgValue>
</operation>

<operation id="605" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i200:1  br label %.preheader2.i.i.i181

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="606" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i48:0  %i_0_i_i_i46 = phi i33 [ 0, %HashUpdate_2.exit204 ], [ %i_41, %._crit_edge6.i.i.i67 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i46"/></StgValue>
</operation>

<operation id="607" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i48:1  %p_01_rec_i_i_i47 = phi i64 [ 0, %HashUpdate_2.exit204 ], [ %p_2_rec_i_i_i70, %._crit_edge6.i.i.i67 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i47"/></StgValue>
</operation>

<operation id="608" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i48:2  %ctx_sponge_byteIOInd_79 = load i32* %ctx_sponge_byteIOInd_78

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_79"/></StgValue>
</operation>

<operation id="609" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i48:3  %tmp_71 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0_i_i_i46, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="610" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i48:4  %icmp_ln194_11 = icmp eq i28 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_11"/></StgValue>
</operation>

<operation id="611" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i48:5  br i1 %icmp_ln194_11, label %._crit_edge.i.i.i60, label %HashUpdate.exit71

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="612" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i60:0  %trunc_ln225_11 = trunc i33 %i_0_i_i_i46 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_11"/></StgValue>
</operation>

<operation id="613" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i60:1  %partialBlock_41 = sub i6 -32, %trunc_ln225_11

]]></Node>
<StgValue><ssdm name="partialBlock_41"/></StgValue>
</operation>

<operation id="614" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit71:0  %i_42 = alloca i64

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="615" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate.exit71:1  %offset_assign_21 = alloca i32

]]></Node>
<StgValue><ssdm name="offset_assign_21"/></StgValue>
</operation>

<operation id="616" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="61" op_0_bw="64">
<![CDATA[
HashUpdate.exit71:2  %trunc_ln41 = trunc i64 %messageByteLength_re to i61

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="617" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="61">
<![CDATA[
HashUpdate.exit71:3  %zext_ln41_6 = zext i61 %trunc_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="618" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate.exit71:4  store i32 %ctx_sponge_byteIOInd_79, i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="619" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
HashUpdate.exit71:5  store i64 0, i64* %i_42

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="620" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit71:6  br label %.preheader2.i.i.i18

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="621" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i60:2  %zext_ln225_10 = zext i6 %partialBlock_41 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_10"/></StgValue>
</operation>

<operation id="622" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i60:3  %add_ln226_11 = add i32 %ctx_sponge_byteIOInd_79, %zext_ln225_10

]]></Node>
<StgValue><ssdm name="add_ln226_11"/></StgValue>
</operation>

<operation id="623" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i60:4  %icmp_ln226_11 = icmp ugt i32 %add_ln226_11, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_11"/></StgValue>
</operation>

<operation id="624" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i60:5  %partialBlock_42 = sub i32 168, %ctx_sponge_byteIOInd_79

]]></Node>
<StgValue><ssdm name="partialBlock_42"/></StgValue>
</operation>

<operation id="625" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i60:6  %select_ln226_14 = select i1 %icmp_ln226_11, i32 %partialBlock_42, i32 %zext_ln225_10

]]></Node>
<StgValue><ssdm name="select_ln226_14"/></StgValue>
</operation>

<operation id="626" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i60:7  %zext_ln231_9 = zext i32 %select_ln226_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_9"/></StgValue>
</operation>

<operation id="627" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i60:8  %zext_ln231_16 = zext i32 %select_ln226_14 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_16"/></StgValue>
</operation>

<operation id="628" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i60:9  %i_41 = add i33 %zext_ln231_16, %i_0_i_i_i46

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="629" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i60:10  br label %22

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="630" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i63 = phi i32 [ 0, %._crit_edge.i.i.i60 ], [ %loop_50, %KeccakP1600_AddByte.exit.i.i.i66 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i63"/></StgValue>
</operation>

<operation id="631" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_11 = icmp eq i32 %loop_1_i_i_i63, %select_ln226_14

]]></Node>
<StgValue><ssdm name="icmp_ln233_11"/></StgValue>
</operation>

<operation id="632" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_50 = add nsw i32 %loop_1_i_i_i63, 1

]]></Node>
<StgValue><ssdm name="loop_50"/></StgValue>
</operation>

<operation id="633" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_11, label %23, label %KeccakP1600_AddByte.exit.i.i.i66

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="634" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:0  %trunc_ln234_12 = trunc i32 %loop_1_i_i_i63 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln234_12"/></StgValue>
</operation>

<operation id="635" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:1  %trunc_ln194_10 = trunc i64 %p_01_rec_i_i_i47 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln194_10"/></StgValue>
</operation>

<operation id="636" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:2  %add_ln234_23 = add i7 %trunc_ln194_10, %trunc_ln234_12

]]></Node>
<StgValue><ssdm name="add_ln234_23"/></StgValue>
</operation>

<operation id="637" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:3  %zext_ln234_12 = zext i7 %add_ln234_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_12"/></StgValue>
</operation>

<operation id="638" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:4  %salt_0_addr = getelementptr [32 x i8]* %salt_0, i64 0, i64 %zext_ln234_12

]]></Node>
<StgValue><ssdm name="salt_0_addr"/></StgValue>
</operation>

<operation id="639" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:5  %salt_0_load = load i8* %salt_0_addr, align 1

]]></Node>
<StgValue><ssdm name="salt_0_load"/></StgValue>
</operation>

<operation id="640" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:6  %add_ln234_31 = add i32 %ctx_sponge_byteIOInd_79, %loop_1_i_i_i63

]]></Node>
<StgValue><ssdm name="add_ln234_31"/></StgValue>
</operation>

<operation id="641" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:7  %zext_ln149_16 = zext i32 %add_ln234_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_16"/></StgValue>
</operation>

<operation id="642" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:8  %ctx_sponge_state_add_31 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_16

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_31"/></StgValue>
</operation>

<operation id="643" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:9  %ctx_sponge_state_loa_26 = load i8* %ctx_sponge_state_add_31, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_26"/></StgValue>
</operation>

<operation id="644" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_80 = add i32 %ctx_sponge_byteIOInd_79, %select_ln226_14

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_80"/></StgValue>
</operation>

<operation id="645" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_11 = icmp eq i32 %ctx_sponge_byteIOInd_80, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_11"/></StgValue>
</operation>

<operation id="646" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_11, label %24, label %.._crit_edge6.i.i.i67_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="647" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i67_crit_edge:0  store i32 %ctx_sponge_byteIOInd_80, i32* %ctx_sponge_byteIOInd_78

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="648" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
<literal name="icmp_ln239_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i67_crit_edge:1  br label %._crit_edge6.i.i.i67

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="649" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
<literal name="icmp_ln239_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_19, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="650" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_11" val="1"/>
<literal name="icmp_ln239_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_78

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="651" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:5  %salt_0_load = load i8* %salt_0_addr, align 1

]]></Node>
<StgValue><ssdm name="salt_0_load"/></StgValue>
</operation>

<operation id="652" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:9  %ctx_sponge_state_loa_26 = load i8* %ctx_sponge_state_add_31, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_26"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:10  %xor_ln149_21 = xor i8 %ctx_sponge_state_loa_26, %salt_0_load

]]></Node>
<StgValue><ssdm name="xor_ln149_21"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:11  store i8 %xor_ln149_21, i8* %ctx_sponge_state_add_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i66:12  br label %22

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="656" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_19, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="657" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_19)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="658" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_19)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="659" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_19)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="660" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_19)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="661" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i67

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="662" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i67:0  %p_2_rec_i_i_i70 = add i64 %zext_ln231_9, %p_01_rec_i_i_i47

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i70"/></StgValue>
</operation>

<operation id="663" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i67:1  br label %.preheader2.i.i.i48

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="664" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i18:0  %p_01_rec_i_i_i17 = phi i64 [ 0, %HashUpdate.exit71 ], [ %p_2_rec_i_i_i40, %._crit_edge6.i.i.i37 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i17"/></StgValue>
</operation>

<operation id="665" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i18:1  %i_42_load = load i64* %i_42

]]></Node>
<StgValue><ssdm name="i_42_load"/></StgValue>
</operation>

<operation id="666" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.i.i.i18:2  %icmp_ln194_10 = icmp ult i64 %i_42_load, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="icmp_ln194_10"/></StgValue>
</operation>

<operation id="667" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i18:3  br i1 %icmp_ln194_10, label %25, label %HashUpdate.exit41

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="668" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_assign_21_loa = load i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="offset_assign_21_loa"/></StgValue>
</operation>

<operation id="669" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="13" op_0_bw="64">
<![CDATA[
:1  %trunc_ln194_11 = trunc i64 %p_01_rec_i_i_i17 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln194_11"/></StgValue>
</operation>

<operation id="670" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln195 = icmp eq i32 %offset_assign_21_loa, 0

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="671" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln195, label %26, label %._crit_edge.i.i.i30

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="672" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln195 = add i64 %i_42_load, 168

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="673" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln195_2 = icmp ugt i64 %add_ln195, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="icmp_ln195_2"/></StgValue>
</operation>

<operation id="674" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln195_2, label %._crit_edge.i.i.i30, label %27

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="675" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %j_15 = sub i64 %zext_ln41_6, %i_42_load

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="676" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
:1  store i64 %j_15, i64* %i_42

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="677" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %28

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="678" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i30:1  %sub_ln225 = sub i64 %messageByteLength_re, %i_42_load

]]></Node>
<StgValue><ssdm name="sub_ln225"/></StgValue>
</operation>

<operation id="679" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln194_10" val="1"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.i.i.i30:2  %partialBlock_43 = trunc i64 %sub_ln225 to i32

]]></Node>
<StgValue><ssdm name="partialBlock_43"/></StgValue>
</operation>

<operation id="680" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="32">
<![CDATA[
HashUpdate.exit41:0  %i_47 = alloca i6

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="681" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit41:1  %round_1 = alloca i64

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="682" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate.exit41:2  %offset_assign_21_loa_4 = load i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="offset_assign_21_loa_4"/></StgValue>
</operation>

<operation id="683" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit41:3  %zext_ln149_17 = zext i32 %offset_assign_21_loa_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_17"/></StgValue>
</operation>

<operation id="684" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit41:4  %ctx_sponge_state_add_34 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_17

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_34"/></StgValue>
</operation>

<operation id="685" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit41:5  %ctx_sponge_state_loa_29 = load i8* %ctx_sponge_state_add_34, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_29"/></StgValue>
</operation>

<operation id="686" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
HashUpdate.exit41:16  store i64 0, i64* %round_1

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="687" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
HashUpdate.exit41:17  store i6 0, i6* %i_47

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="688" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %p_1_rec_i_i_i20 = phi i64 [ 0, %27 ], [ %add_ln216, %29 ]

]]></Node>
<StgValue><ssdm name="p_1_rec_i_i_i20"/></StgValue>
</operation>

<operation id="689" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %i_42_load_1 = load i64* %i_42

]]></Node>
<StgValue><ssdm name="i_42_load_1"/></StgValue>
</operation>

<operation id="690" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %icmp_ln206 = icmp ult i64 %i_42_load_1, 168

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="691" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln206, label %30, label %.preheader.i.i.i24.preheader

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="692" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="13" op_0_bw="64">
<![CDATA[
.preheader.i.i.i24.preheader:0  %trunc_ln206 = trunc i64 %p_1_rec_i_i_i20 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="693" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.i24.preheader:1  br label %.preheader.i.i.i24

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="694" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_49 = sub i64 %zext_ln41_6, %i_42_load_1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="695" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 0, i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="696" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64" op_4_bw="0" op_5_bw="64">
<![CDATA[
:2  store i64 %i_49, i64* %i_42

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="697" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge6.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="698" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i.i.i24:0  %offset_assign_23 = phi i8 [ %loop_53, %KeccakWidth1600_SpongeAbsorb_label10 ], [ 0, %.preheader.i.i.i24.preheader ]

]]></Node>
<StgValue><ssdm name="offset_assign_23"/></StgValue>
</operation>

<operation id="699" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i.i24:1  %icmp_ln211 = icmp eq i8 %offset_assign_23, -88

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="700" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.i24:2  %empty_300 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 168, i64 168, i64 0)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="701" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i.i24:3  %loop_53 = add i8 %offset_assign_23, 1

]]></Node>
<StgValue><ssdm name="loop_53"/></StgValue>
</operation>

<operation id="702" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i24:4  br i1 %icmp_ln211, label %29, label %KeccakWidth1600_SpongeAbsorb_label10

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="703" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:3  %zext_ln212 = zext i8 %offset_assign_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="704" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:4  %zext_ln212_3 = zext i8 %offset_assign_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln212_3"/></StgValue>
</operation>

<operation id="705" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:5  %add_ln212 = add i13 %trunc_ln194_11, %zext_ln212_3

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="706" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:6  %add_ln212_2 = add i13 %add_ln212, %trunc_ln206

]]></Node>
<StgValue><ssdm name="add_ln212_2"/></StgValue>
</operation>

<operation id="707" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="13">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:7  %zext_ln212_4 = zext i13 %add_ln212_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_4"/></StgValue>
</operation>

<operation id="708" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:8  %message_addr_2 = getelementptr [3300 x i8]* %message, i64 0, i64 %zext_ln212_4

]]></Node>
<StgValue><ssdm name="message_addr_2"/></StgValue>
</operation>

<operation id="709" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="12">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:9  %message_load_2 = load i8* %message_addr_2, align 1

]]></Node>
<StgValue><ssdm name="message_load_2"/></StgValue>
</operation>

<operation id="710" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:10  %ctx_sponge_state_add_32 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_32"/></StgValue>
</operation>

<operation id="711" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:11  %ctx_sponge_state_loa_27 = load i8* %ctx_sponge_state_add_32, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_27"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="712" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:0  call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @p_str227) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln212"/></StgValue>
</operation>

<operation id="713" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([37 x i8]* @p_str227)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="714" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln212"/></StgValue>
</operation>

<operation id="715" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="12">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:9  %message_load_2 = load i8* %message_addr_2, align 1

]]></Node>
<StgValue><ssdm name="message_load_2"/></StgValue>
</operation>

<operation id="716" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:11  %ctx_sponge_state_loa_27 = load i8* %ctx_sponge_state_add_32, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_27"/></StgValue>
</operation>

<operation id="717" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:12  %xor_ln149_25 = xor i8 %ctx_sponge_state_loa_27, %message_load_2

]]></Node>
<StgValue><ssdm name="xor_ln149_25"/></StgValue>
</operation>

<operation id="718" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:13  store i8 %xor_ln149_25, i8* %ctx_sponge_state_add_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="719" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:14  %empty_301 = call i32 (...)* @_ssdm_op_SpecRegionEnd([37 x i8]* @p_str227, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="720" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:15  br label %.preheader.i.i.i24

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="721" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_21, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="722" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %j_16 = add i64 %i_42_load_1, -168

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="723" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64" op_4_bw="0" op_5_bw="64">
<![CDATA[
:5  store i64 %j_16, i64* %i_42

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="724" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_21, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="725" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_21)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="726" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_21)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="727" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_21)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="728" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_21)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="729" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %add_ln216 = add i64 %p_1_rec_i_i_i20, 168

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="730" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %28

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="731" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i30:0  %offset_assign_21_loa_1 = load i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="offset_assign_21_loa_1"/></StgValue>
</operation>

<operation id="732" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i30:3  %add_ln226_12 = add i32 %offset_assign_21_loa_1, %partialBlock_43

]]></Node>
<StgValue><ssdm name="add_ln226_12"/></StgValue>
</operation>

<operation id="733" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i30:4  %icmp_ln226_12 = icmp ugt i32 %add_ln226_12, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_12"/></StgValue>
</operation>

<operation id="734" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i30:5  %partialBlock_44 = sub i32 168, %offset_assign_21_loa_1

]]></Node>
<StgValue><ssdm name="partialBlock_44"/></StgValue>
</operation>

<operation id="735" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i30:6  %select_ln226_15 = select i1 %icmp_ln226_12, i32 %partialBlock_44, i32 %partialBlock_43

]]></Node>
<StgValue><ssdm name="select_ln226_15"/></StgValue>
</operation>

<operation id="736" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i30:7  %zext_ln231_10 = zext i32 %select_ln226_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_10"/></StgValue>
</operation>

<operation id="737" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i30:8  %i_48 = add i64 %i_42_load, %zext_ln231_10

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="738" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i30:9  br label %31

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="739" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i33 = phi i32 [ 0, %._crit_edge.i.i.i30 ], [ %loop_51, %KeccakP1600_AddByte.exit.i.i.i36 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i33"/></StgValue>
</operation>

<operation id="740" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_12 = icmp eq i32 %loop_1_i_i_i33, %select_ln226_15

]]></Node>
<StgValue><ssdm name="icmp_ln233_12"/></StgValue>
</operation>

<operation id="741" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_51 = add nsw i32 %loop_1_i_i_i33, 1

]]></Node>
<StgValue><ssdm name="loop_51"/></StgValue>
</operation>

<operation id="742" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_12, label %32, label %KeccakP1600_AddByte.exit.i.i.i36

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="743" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:0  %offset_assign_21_loa_2 = load i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="offset_assign_21_loa_2"/></StgValue>
</operation>

<operation id="744" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:1  %trunc_ln234_13 = trunc i32 %loop_1_i_i_i33 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln234_13"/></StgValue>
</operation>

<operation id="745" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:2  %add_ln234_25 = add i13 %trunc_ln194_11, %trunc_ln234_13

]]></Node>
<StgValue><ssdm name="add_ln234_25"/></StgValue>
</operation>

<operation id="746" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="13">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:3  %zext_ln234_13 = zext i13 %add_ln234_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_13"/></StgValue>
</operation>

<operation id="747" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:4  %message_addr = getelementptr [3300 x i8]* %message, i64 0, i64 %zext_ln234_13

]]></Node>
<StgValue><ssdm name="message_addr"/></StgValue>
</operation>

<operation id="748" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="12">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:5  %message_load = load i8* %message_addr, align 1

]]></Node>
<StgValue><ssdm name="message_load"/></StgValue>
</operation>

<operation id="749" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:6  %add_ln234_32 = add i32 %offset_assign_21_loa_2, %loop_1_i_i_i33

]]></Node>
<StgValue><ssdm name="add_ln234_32"/></StgValue>
</operation>

<operation id="750" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:7  %zext_ln149_18 = zext i32 %add_ln234_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_18"/></StgValue>
</operation>

<operation id="751" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:8  %ctx_sponge_state_add_33 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_18

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_33"/></StgValue>
</operation>

<operation id="752" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:9  %ctx_sponge_state_loa_28 = load i8* %ctx_sponge_state_add_33, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_28"/></StgValue>
</operation>

<operation id="753" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_assign_21_loa_3 = load i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="offset_assign_21_loa_3"/></StgValue>
</operation>

<operation id="754" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_81 = add i32 %offset_assign_21_loa_3, %select_ln226_15

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_81"/></StgValue>
</operation>

<operation id="755" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_12 = icmp eq i32 %ctx_sponge_byteIOInd_81, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_12"/></StgValue>
</operation>

<operation id="756" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
:3  store i64 %i_48, i64* %i_42

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="757" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln239_12, label %33, label %.._crit_edge6.i.i.i37_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="758" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
.._crit_edge6.i.i.i37_crit_edge:0  store i32 %ctx_sponge_byteIOInd_81, i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="759" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
<literal name="icmp_ln239_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i37_crit_edge:1  br label %._crit_edge6.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="760" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
<literal name="icmp_ln239_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_20, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="761" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_12" val="1"/>
<literal name="icmp_ln239_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:3  store i32 0, i32* %offset_assign_21

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="762" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="12">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:5  %message_load = load i8* %message_addr, align 1

]]></Node>
<StgValue><ssdm name="message_load"/></StgValue>
</operation>

<operation id="763" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:9  %ctx_sponge_state_loa_28 = load i8* %ctx_sponge_state_add_33, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_28"/></StgValue>
</operation>

<operation id="764" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:10  %xor_ln149_24 = xor i8 %ctx_sponge_state_loa_28, %message_load

]]></Node>
<StgValue><ssdm name="xor_ln149_24"/></StgValue>
</operation>

<operation id="765" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:11  store i8 %xor_ln149_24, i8* %ctx_sponge_state_add_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="766" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i36:12  br label %31

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="767" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_20, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="768" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_20)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="769" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_20)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="770" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_20)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="771" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_20)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="772" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="773" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
._crit_edge6.i.i.i37:0  %p_1_rec_pn_i_i_i39 = phi i64 [ %p_1_rec_i_i_i20, %30 ], [ %zext_ln231_10, %33 ], [ %zext_ln231_10, %.._crit_edge6.i.i.i37_crit_edge ]

]]></Node>
<StgValue><ssdm name="p_1_rec_pn_i_i_i39"/></StgValue>
</operation>

<operation id="774" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i37:1  %p_2_rec_i_i_i40 = add i64 %p_1_rec_pn_i_i_i39, %p_01_rec_i_i_i17

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i40"/></StgValue>
</operation>

<operation id="775" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i37:2  br label %.preheader2.i.i.i18

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="776" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit41:5  %ctx_sponge_state_loa_29 = load i8* %ctx_sponge_state_add_34, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_29"/></StgValue>
</operation>

<operation id="777" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit41:6  %xor_ln149_22 = xor i8 %ctx_sponge_state_loa_29, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_22"/></StgValue>
</operation>

<operation id="778" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit41:7  store i8 %xor_ln149_22, i8* %ctx_sponge_state_add_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="779" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit41:8  %ctx_sponge_state_add_35 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_35"/></StgValue>
</operation>

<operation id="780" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit41:9  %ctx_sponge_state_loa_30 = load i8* %ctx_sponge_state_add_35, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_30"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="781" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit41:9  %ctx_sponge_state_loa_30 = load i8* %ctx_sponge_state_add_35, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_30"/></StgValue>
</operation>

<operation id="782" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit41:10  %xor_ln149_23 = xor i8 %ctx_sponge_state_loa_30, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_23"/></StgValue>
</operation>

<operation id="783" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit41:11  store i8 %xor_ln149_23, i8* %ctx_sponge_state_add_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="784" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit41:12  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_18, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="785" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit41:12  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_18, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="786" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit41:13  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_18)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="787" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit41:13  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_18)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="788" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit41:14  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_18)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="789" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit41:14  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_18)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="790" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
HashUpdate.exit41:15  call fastcc void @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="791" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
HashUpdate.exit41:15  call fastcc void @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="792" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit41:18  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="793" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.backedge:0  %i_47_load = load i6* %i_47

]]></Node>
<StgValue><ssdm name="i_47_load"/></StgValue>
</operation>

<operation id="794" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="6">
<![CDATA[
.backedge:1  %zext_ln626 = zext i6 %i_47_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln626"/></StgValue>
</operation>

<operation id="795" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.backedge:2  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_47_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="796" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:3  br i1 %tmp_72, label %.preheader2.preheader.i.i.i.i, label %34

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="797" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %hash_addr = getelementptr inbounds [32 x i8]* %hash, i64 0, i64 %zext_ln626

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="798" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="5">
<![CDATA[
:1  %byte = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="799" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i.i:0  br label %39

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="800" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="5">
<![CDATA[
:1  %byte = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="801" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %35

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="802" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0 = phi i4 [ 0, %34 ], [ %j_17, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="803" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j2_0, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="804" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_302 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="805" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_73, label %38, label %36

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="806" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10125) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln629"/></StgValue>
</operation>

<operation id="807" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %sub_ln630 = sub i4 6, %j2_0

]]></Node>
<StgValue><ssdm name="sub_ln630"/></StgValue>
</operation>

<operation id="808" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="4">
<![CDATA[
:2  %sext_ln630 = sext i4 %sub_ln630 to i8

]]></Node>
<StgValue><ssdm name="sext_ln630"/></StgValue>
</operation>

<operation id="809" st_id="104" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %lshr_ln630 = lshr i8 %byte, %sext_ln630

]]></Node>
<StgValue><ssdm name="lshr_ln630"/></StgValue>
</operation>

<operation id="810" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="8">
<![CDATA[
:4  %trunc_ln630 = trunc i8 %lshr_ln630 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln630"/></StgValue>
</operation>

<operation id="811" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="2" op_0_bw="8">
<![CDATA[
:5  %bitPair = trunc i8 %lshr_ln630 to i2

]]></Node>
<StgValue><ssdm name="bitPair"/></StgValue>
</operation>

<operation id="812" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %icmp_ln631 = icmp eq i2 %bitPair, -1

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="813" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln631, label %._crit_edge, label %37

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="814" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %round_1_load = load i64* %round_1

]]></Node>
<StgValue><ssdm name="round_1_load"/></StgValue>
</operation>

<operation id="815" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="2" op_0_bw="64">
<![CDATA[
:1  %trunc_ln378 = trunc i64 %round_1_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="816" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="29" op_0_bw="29" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln8 = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %round_1_load, i32 2, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="817" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="29">
<![CDATA[
:5  %zext_ln66 = zext i29 %trunc_ln8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="818" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %challengeBits_0_add_1 = getelementptr [55 x i8]* %challengeBits_0, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="challengeBits_0_add_1"/></StgValue>
</operation>

<operation id="819" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="6">
<![CDATA[
:7  %challengeBits_0_loa = load i8* %challengeBits_0_add_1, align 1

]]></Node>
<StgValue><ssdm name="challengeBits_0_loa"/></StgValue>
</operation>

<operation id="820" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %i_50 = add i6 %i_47_load, 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="821" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="6">
<![CDATA[
:1  store i6 %i_50, i6* %i_47

]]></Node>
<StgValue><ssdm name="store_ln626"/></StgValue>
</operation>

<operation id="822" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="823" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:2  %bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln378, i1 false)

]]></Node>
<StgValue><ssdm name="bitNumber_assign"/></StgValue>
</operation>

<operation id="824" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="1">
<![CDATA[
:3  %zext_ln378 = zext i1 %trunc_ln630 to i8

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="825" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="6">
<![CDATA[
:7  %challengeBits_0_loa = load i8* %challengeBits_0_add_1, align 1

]]></Node>
<StgValue><ssdm name="challengeBits_0_loa"/></StgValue>
</operation>

<operation id="826" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %xor_ln66 = xor i3 %bitNumber_assign, -1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="827" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="3">
<![CDATA[
:9  %zext_ln66_3 = zext i3 %xor_ln66 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="828" st_id="105" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %shl_ln66 = shl i8 1, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="shl_ln66"/></StgValue>
</operation>

<operation id="829" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %xor_ln66_5 = xor i8 %shl_ln66, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="830" st_id="105" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %shl_ln66_9 = shl i8 %zext_ln378, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="shl_ln66_9"/></StgValue>
</operation>

<operation id="831" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %and_ln66 = and i8 %challengeBits_0_loa, %xor_ln66_5

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="832" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %or_ln66 = or i8 %and_ln66, %shl_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="833" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %lshr_ln630, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="834" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="1">
<![CDATA[
:16  %zext_ln379 = zext i1 %tmp_74 to i8

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="835" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %xor_ln66_6 = xor i3 %bitNumber_assign, -2

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="836" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="3">
<![CDATA[
:18  %zext_ln66_4 = zext i3 %xor_ln66_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="837" st_id="105" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %shl_ln66_10 = shl i8 1, %zext_ln66_4

]]></Node>
<StgValue><ssdm name="shl_ln66_10"/></StgValue>
</operation>

<operation id="838" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %xor_ln66_7 = xor i8 %shl_ln66_10, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="839" st_id="105" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %shl_ln66_11 = shl i8 %zext_ln379, %zext_ln66_4

]]></Node>
<StgValue><ssdm name="shl_ln66_11"/></StgValue>
</operation>

<operation id="840" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %and_ln66_3 = and i8 %or_ln66, %xor_ln66_7

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="841" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %or_ln66_3 = or i8 %and_ln66_3, %shl_ln66_11

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="842" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
:24  store i8 %or_ln66_3, i8* %challengeBits_0_add_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="843" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %round = add i64 1, %round_1_load

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="844" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %icmp_ln634 = icmp eq i64 %round, 219

]]></Node>
<StgValue><ssdm name="icmp_ln634"/></StgValue>
</operation>

<operation id="845" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln634, label %47, label %.._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="846" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
.._crit_edge_crit_edge:0  store i64 %round, i64* %round_1

]]></Node>
<StgValue><ssdm name="store_ln634"/></StgValue>
</operation>

<operation id="847" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="848" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln651"/></StgValue>
</operation>

<operation id="849" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:0  %j_17 = add i4 %j2_0, 2

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="850" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %35

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="851" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i5 = phi i8 [ 0, %.preheader2.preheader.i.i.i.i ], [ %loop_52, %40 ]

]]></Node>
<StgValue><ssdm name="loop_0_i5"/></StgValue>
</operation>

<operation id="852" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139_3 = icmp eq i8 %loop_0_i5, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139_3"/></StgValue>
</operation>

<operation id="853" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_303 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="854" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_52 = add i8 %loop_0_i5, 1

]]></Node>
<StgValue><ssdm name="loop_52"/></StgValue>
</operation>

<operation id="855" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139_3, label %KeccakP1600_Initialize.exit10, label %40

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="856" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="857" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140_3 = zext i8 %loop_0_i5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="858" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add_36 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_36"/></StgValue>
</operation>

<operation id="859" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="860" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %39

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="861" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit10:0  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="862" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i:0  %ctx_sponge_byteIOInd_67 = phi i32 [ 0, %KeccakP1600_Initialize.exit10 ], [ %ctx_sponge_byteIOInd_69, %._crit_edge6.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_67"/></StgValue>
</operation>

<operation id="863" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i:1  %phi_ln194_1 = phi i1 [ true, %KeccakP1600_Initialize.exit10 ], [ %icmp_ln244_1, %._crit_edge6.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln194_1"/></StgValue>
</operation>

<operation id="864" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i.i:2  %empty_304 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="865" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i.i:3  br i1 %phi_ln194_1, label %._crit_edge.i.i.i.i, label %HashInit.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="866" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:0  %add_ln226_13 = add i32 %ctx_sponge_byteIOInd_67, 1

]]></Node>
<StgValue><ssdm name="add_ln226_13"/></StgValue>
</operation>

<operation id="867" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:1  %icmp_ln226_13 = icmp ugt i32 %add_ln226_13, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_13"/></StgValue>
</operation>

<operation id="868" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:2  %partialBlock_45 = sub i32 168, %ctx_sponge_byteIOInd_67

]]></Node>
<StgValue><ssdm name="partialBlock_45"/></StgValue>
</operation>

<operation id="869" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:3  %select_ln226_16 = select i1 %icmp_ln226_13, i32 %partialBlock_45, i32 1

]]></Node>
<StgValue><ssdm name="select_ln226_16"/></StgValue>
</operation>

<operation id="870" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i:4  br label %41

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="871" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit:0  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="872" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i.i ], [ %loop_54, %KeccakP1600_AddByte.exit.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i_i"/></StgValue>
</operation>

<operation id="873" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_13 = icmp eq i32 %loop_1_i_i_i_i, %select_ln226_16

]]></Node>
<StgValue><ssdm name="icmp_ln233_13"/></StgValue>
</operation>

<operation id="874" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_54 = add nsw i32 %loop_1_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop_54"/></StgValue>
</operation>

<operation id="875" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_13, label %42, label %KeccakP1600_AddByte.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="876" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:0  %add_ln234_33 = add i32 %ctx_sponge_byteIOInd_67, %loop_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_33"/></StgValue>
</operation>

<operation id="877" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:1  %zext_ln149_19 = zext i32 %add_ln234_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_19"/></StgValue>
</operation>

<operation id="878" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:2  %ctx_sponge_state_add_37 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_19

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_37"/></StgValue>
</operation>

<operation id="879" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:3  %ctx_sponge_state_loa_31 = load i8* %ctx_sponge_state_add_37, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_31"/></StgValue>
</operation>

<operation id="880" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_82 = add i32 %ctx_sponge_byteIOInd_67, %select_ln226_16

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_82"/></StgValue>
</operation>

<operation id="881" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_13 = icmp eq i32 %ctx_sponge_byteIOInd_82, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_13"/></StgValue>
</operation>

<operation id="882" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_13, label %43, label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="883" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_13" val="1"/>
<literal name="icmp_ln239_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_23, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="884" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:3  %ctx_sponge_state_loa_31 = load i8* %ctx_sponge_state_add_37, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_31"/></StgValue>
</operation>

<operation id="885" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:4  %xor_ln149_26 = xor i8 %ctx_sponge_state_loa_31, 1

]]></Node>
<StgValue><ssdm name="xor_ln149_26"/></StgValue>
</operation>

<operation id="886" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:5  store i8 %xor_ln149_26, i8* %ctx_sponge_state_add_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="887" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:6  br label %41

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="888" st_id="110" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_23, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="889" st_id="111" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_23)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="890" st_id="112" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_23)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="891" st_id="113" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_23)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="892" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_23)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="893" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="894" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i.i:1  %icmp_ln244_1 = icmp eq i32 %select_ln226_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="895" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i:0  %ctx_sponge_byteIOInd_69 = phi i32 [ 0, %43 ], [ %ctx_sponge_byteIOInd_82, %42 ]

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_69"/></StgValue>
</operation>

<operation id="896" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i:2  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="897" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:0  %offset_assign_25 = phi i32 [ %ctx_sponge_byteIOInd_67, %HashInit.exit ], [ %ctx_sponge_byteIOInd_71, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="offset_assign_25"/></StgValue>
</operation>

<operation id="898" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:1  %i_0_i_i_i = phi i33 [ 0, %HashInit.exit ], [ %i_51, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="899" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:2  %p_01_rec_i_i_i = phi i64 [ 0, %HashInit.exit ], [ %p_2_rec_i_i_i, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i"/></StgValue>
</operation>

<operation id="900" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i:3  %tmp_75 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0_i_i_i, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="901" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i:4  %icmp_ln194_12 = icmp eq i28 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_12"/></StgValue>
</operation>

<operation id="902" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i:5  br i1 %icmp_ln194_12, label %._crit_edge.i.i.i, label %HashUpdate.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="903" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i:0  %trunc_ln225_13 = trunc i33 %i_0_i_i_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_13"/></StgValue>
</operation>

<operation id="904" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i:1  %partialBlock_46 = sub i6 -32, %trunc_ln225_13

]]></Node>
<StgValue><ssdm name="partialBlock_46"/></StgValue>
</operation>

<operation id="905" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit:0  %zext_ln149_20 = zext i32 %offset_assign_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_20"/></StgValue>
</operation>

<operation id="906" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit:1  %ctx_sponge_state_add_39 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_20

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_39"/></StgValue>
</operation>

<operation id="907" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit:2  %ctx_sponge_state_loa_33 = load i8* %ctx_sponge_state_add_39, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_33"/></StgValue>
</operation>

<operation id="908" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="6">
<![CDATA[
HashUpdate.exit:12  store i6 0, i6* %i_47

]]></Node>
<StgValue><ssdm name="store_ln646"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="909" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i:2  %zext_ln225_11 = zext i6 %partialBlock_46 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_11"/></StgValue>
</operation>

<operation id="910" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:3  %add_ln226_14 = add i32 %offset_assign_25, %zext_ln225_11

]]></Node>
<StgValue><ssdm name="add_ln226_14"/></StgValue>
</operation>

<operation id="911" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %icmp_ln226_14 = icmp ugt i32 %add_ln226_14, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_14"/></StgValue>
</operation>

<operation id="912" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %partialBlock_47 = sub i32 168, %offset_assign_25

]]></Node>
<StgValue><ssdm name="partialBlock_47"/></StgValue>
</operation>

<operation id="913" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %select_ln226_17 = select i1 %icmp_ln226_14, i32 %partialBlock_47, i32 %zext_ln225_11

]]></Node>
<StgValue><ssdm name="select_ln226_17"/></StgValue>
</operation>

<operation id="914" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %zext_ln231_11 = zext i32 %select_ln226_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_11"/></StgValue>
</operation>

<operation id="915" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:8  %zext_ln231_17 = zext i32 %select_ln226_17 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_17"/></StgValue>
</operation>

<operation id="916" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i:9  %i_51 = add i33 %zext_ln231_17, %i_0_i_i_i

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="917" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:10  br label %44

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="918" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i ], [ %loop_55, %KeccakP1600_AddByte.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i"/></StgValue>
</operation>

<operation id="919" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_14 = icmp eq i32 %loop_1_i_i_i, %select_ln226_17

]]></Node>
<StgValue><ssdm name="icmp_ln233_14"/></StgValue>
</operation>

<operation id="920" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_55 = add nsw i32 %loop_1_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop_55"/></StgValue>
</operation>

<operation id="921" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_14, label %45, label %KeccakP1600_AddByte.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="922" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:0  %trunc_ln234_14 = trunc i32 %loop_1_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln234_14"/></StgValue>
</operation>

<operation id="923" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:1  %trunc_ln194_12 = trunc i64 %p_01_rec_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln194_12"/></StgValue>
</operation>

<operation id="924" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:2  %add_ln234_28 = add i7 %trunc_ln194_12, %trunc_ln234_14

]]></Node>
<StgValue><ssdm name="add_ln234_28"/></StgValue>
</operation>

<operation id="925" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:3  %zext_ln234_14 = zext i7 %add_ln234_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_14"/></StgValue>
</operation>

<operation id="926" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:4  %hash_addr_1 = getelementptr inbounds [32 x i8]* %hash, i64 0, i64 %zext_ln234_14

]]></Node>
<StgValue><ssdm name="hash_addr_1"/></StgValue>
</operation>

<operation id="927" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:5  %hash_load = load i8* %hash_addr_1, align 1

]]></Node>
<StgValue><ssdm name="hash_load"/></StgValue>
</operation>

<operation id="928" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %add_ln234_34 = add i32 %offset_assign_25, %loop_1_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_34"/></StgValue>
</operation>

<operation id="929" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:7  %zext_ln149_21 = zext i32 %add_ln234_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_21"/></StgValue>
</operation>

<operation id="930" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:8  %ctx_sponge_state_add_38 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_21

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_38"/></StgValue>
</operation>

<operation id="931" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:9  %ctx_sponge_state_loa_32 = load i8* %ctx_sponge_state_add_38, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_32"/></StgValue>
</operation>

<operation id="932" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_83 = add i32 %offset_assign_25, %select_ln226_17

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_83"/></StgValue>
</operation>

<operation id="933" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_14 = icmp eq i32 %ctx_sponge_byteIOInd_83, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_14"/></StgValue>
</operation>

<operation id="934" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_14, label %46, label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="935" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_14" val="1"/>
<literal name="icmp_ln239_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_24, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="936" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:5  %hash_load = load i8* %hash_addr_1, align 1

]]></Node>
<StgValue><ssdm name="hash_load"/></StgValue>
</operation>

<operation id="937" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:9  %ctx_sponge_state_loa_32 = load i8* %ctx_sponge_state_add_38, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_32"/></StgValue>
</operation>

<operation id="938" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  %xor_ln149_29 = xor i8 %ctx_sponge_state_loa_32, %hash_load

]]></Node>
<StgValue><ssdm name="xor_ln149_29"/></StgValue>
</operation>

<operation id="939" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:11  store i8 %xor_ln149_29, i8* %ctx_sponge_state_add_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="940" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:12  br label %44

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="941" st_id="120" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_24, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="942" st_id="121" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_24)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="943" st_id="122" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_24)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="944" st_id="123" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_24)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="945" st_id="124" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_24)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="946" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="947" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i:1  %p_2_rec_i_i_i = add i64 %zext_ln231_11, %p_01_rec_i_i_i

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="948" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge6.i.i.i:0  %ctx_sponge_byteIOInd_71 = phi i32 [ 0, %46 ], [ %ctx_sponge_byteIOInd_83, %45 ]

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_71"/></StgValue>
</operation>

<operation id="949" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i:2  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="950" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit:2  %ctx_sponge_state_loa_33 = load i8* %ctx_sponge_state_add_39, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_33"/></StgValue>
</operation>

<operation id="951" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit:3  %xor_ln149_27 = xor i8 %ctx_sponge_state_loa_33, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_27"/></StgValue>
</operation>

<operation id="952" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit:4  store i8 %xor_ln149_27, i8* %ctx_sponge_state_add_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="953" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit:5  %ctx_sponge_state_loa_34 = load i8* %ctx_sponge_state_add_35, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_34"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="954" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit:5  %ctx_sponge_state_loa_34 = load i8* %ctx_sponge_state_add_35, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_34"/></StgValue>
</operation>

<operation id="955" st_id="128" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit:6  %xor_ln149_28 = xor i8 %ctx_sponge_state_loa_34, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_28"/></StgValue>
</operation>

<operation id="956" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit:7  store i8 %xor_ln149_28, i8* %ctx_sponge_state_add_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="957" st_id="129" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
HashUpdate.exit:8  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_22, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="958" st_id="130" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
HashUpdate.exit:8  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_22, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="959" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit:9  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_22)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="960" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit:9  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_22)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="961" st_id="133" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:10  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_22)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="962" st_id="134" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:10  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_22)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="963" st_id="135" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
HashUpdate.exit:11  call fastcc void @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="964" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="6" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
HashUpdate.exit:11  call fastcc void @KeccakWidth1600_Spon.4([200 x i8]* %ctx_sponge_state, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="965" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit:13  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="966" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
