INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/colte/Documents/FIU/Classes/EEL4740/Final_Project/project_final/project_final.srcs/sources_1/new/key.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'key'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [C:/Users/colte/Documents/FIU/Classes/EEL4740/Final_Project/project_final/project_final.srcs/sources_1/new/key.vhd:21]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'output' ; use 'buffer' or 'inout' [C:/Users/colte/Documents/FIU/Classes/EEL4740/Final_Project/project_final/project_final.srcs/sources_1/new/key.vhd:24]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/colte/Documents/FIU/Classes/EEL4740/Final_Project/project_final/project_final.srcs/sources_1/new/key.vhd:12]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/colte/Documents/FIU/Classes/EEL4740/Final_Project/project_final/project_final.srcs/sources_1/new/key.vhd' ignored due to errors
