

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Jun 13 12:21:56 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  607|  607|  131|  131| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                              |                                    |  Latency  |  Interval | Pipeline|
        |                   Instance                   |               Module               | min | max | min | max |   Type  |
        +----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |grp_dct_read_data_fu_58                       |dct_read_data                       |  130|  130|  130|  130|   none  |
        |grp_dct_Loop_Row_DCT_Loop_proc_fu_74          |dct_Loop_Row_DCT_Loop_proc          |  105|  105|  105|  105|   none  |
        |grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_52  |dct_Loop_Xpose_Row_Outer_Loop_proc  |  130|  130|  130|  130|   none  |
        |grp_dct_Loop_Col_DCT_Loop_proc_fu_66          |dct_Loop_Col_DCT_Loop_proc          |  105|  105|  105|  105|   none  |
        |grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_89  |dct_Loop_Xpose_Col_Outer_Loop_proc  |   66|   66|   66|   66|   none  |
        |grp_dct_write_data_fu_82                      |dct_write_data                      |   66|   66|   66|   66|   none  |
        +----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    1714|   5146|
|Memory           |       22|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       22|     16|    1714|   5146|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|      7|       1|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |dct_Loop_Col_DCT_Loop_proc_U0          |dct_Loop_Col_DCT_Loop_proc          |        0|      8|  647|   114|
    |dct_Loop_Row_DCT_Loop_proc_U0          |dct_Loop_Row_DCT_Loop_proc          |        0|      8|  647|   114|
    |dct_Loop_Xpose_Col_Outer_Loop_proc_U0  |dct_Loop_Xpose_Col_Outer_Loop_proc  |        0|      0|   30|    65|
    |dct_Loop_Xpose_Row_Outer_Loop_proc_U0  |dct_Loop_Xpose_Row_Outer_Loop_proc  |        0|      0|  179|  2396|
    |dct_read_data_U0                       |dct_read_data                       |        0|      0|  179|  2394|
    |dct_write_data_U0                      |dct_write_data                      |        0|      0|   32|    63|
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |Total                                  |                                    |        0|     16| 1714|  5146|
    +---------------------------------------+------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |col_inbuf_U     |dct_col_inbuf     |        8|  0|   0|     8|  128|     2|         2048|
    |buf_2d_in_U     |dct_col_inbuf     |        8|  0|   0|     8|  128|     2|         2048|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        2|  0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                  |       22|  0|   0|   208|  304|    10|        10240|
    +----------------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

