INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NIKSHITHA CV/Desktop/fpga folder/8_bit_ALU/8_bit_ALU.srcs/sources_1/new/ALU_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NIKSHITHA CV/Desktop/fpga folder/8_bit_ALU/8_bit_ALU.srcs/sim_1/new/alu_8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
