
Loading design for application trce from file shiftrl00_shiftrl0.ncd.
Design name: shiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sat Mar 19 22:07:53 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "S00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              14.291ns  (45.2% logic, 54.8% route), 20 logic levels.

 Constraint Details:

     14.291ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.328ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16B.CLK to     R24C16B.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     1.261     R24C16B.Q1 to     R23C16D.B1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R23C16D.B1 to     R23C16D.F1 S00/D01/SLICE_37
ROUTE         2     1.230     R23C16D.F1 to     R23C17C.A1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R24C18C.FCI to    R24C18C.FCO S00/D01/SLICE_2
ROUTE         1     0.000    R24C18C.FCO to    R24C18D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R24C18D.FCI to     R24C18D.F0 S00/D01/SLICE_1
ROUTE         1     0.000     R24C18D.F0 to    R24C18D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   14.291   (45.2% logic, 54.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[14]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              14.232ns  (45.4% logic, 54.6% route), 20 logic levels.

 Constraint Details:

     14.232ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.387ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C17D.CLK to     R24C17D.Q1 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         4     1.550     R24C17D.Q1 to     R23C18B.B0 S00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R23C18B.B0 to     R23C18B.F0 S00/D01/SLICE_39
ROUTE         1     0.882     R23C18B.F0 to     R23C17C.B1 S00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R23C17C.B1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R24C18C.FCI to    R24C18C.FCO S00/D01/SLICE_2
ROUTE         1     0.000    R24C18C.FCO to    R24C18D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R24C18D.FCI to     R24C18D.F0 S00/D01/SLICE_1
ROUTE         1     0.000     R24C18D.F0 to    R24C18D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   14.232   (45.4% logic, 54.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.422ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[20]  (to S00/sclk +)

   Delay:              14.197ns  (44.8% logic, 55.2% route), 19 logic levels.

 Constraint Details:

     14.197ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.422ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16B.CLK to     R24C16B.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     1.261     R24C16B.Q1 to     R23C16D.B1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R23C16D.B1 to     R23C16D.F1 S00/D01/SLICE_37
ROUTE         2     1.230     R23C16D.F1 to     R23C17C.A1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R24C18C.FCI to     R24C18C.F1 S00/D01/SLICE_2
ROUTE         1     0.000     R24C18C.F1 to    R24C18C.DI1 S00/D01/sdiv_11[20] (to S00/sclk)
                  --------
                   14.197   (44.8% logic, 55.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[19]  (to S00/sclk +)

   Delay:              14.145ns  (44.6% logic, 55.4% route), 19 logic levels.

 Constraint Details:

     14.145ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.474ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16B.CLK to     R24C16B.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     1.261     R24C16B.Q1 to     R23C16D.B1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R23C16D.B1 to     R23C16D.F1 S00/D01/SLICE_37
ROUTE         2     1.230     R23C16D.F1 to     R23C17C.A1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R24C18C.FCI to     R24C18C.F0 S00/D01/SLICE_2
ROUTE         1     0.000     R24C18C.F0 to    R24C18C.DI0 S00/D01/sdiv_11[19] (to S00/sclk)
                  --------
                   14.145   (44.6% logic, 55.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.481ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[14]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[20]  (to S00/sclk +)

   Delay:              14.138ns  (45.0% logic, 55.0% route), 19 logic levels.

 Constraint Details:

     14.138ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.481ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C17D.CLK to     R24C17D.Q1 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         4     1.550     R24C17D.Q1 to     R23C18B.B0 S00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R23C18B.B0 to     R23C18B.F0 S00/D01/SLICE_39
ROUTE         1     0.882     R23C18B.F0 to     R23C17C.B1 S00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R23C17C.B1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R24C18C.FCI to     R24C18C.F1 S00/D01/SLICE_2
ROUTE         1     0.000     R24C18C.F1 to    R24C18C.DI1 S00/D01/sdiv_11[20] (to S00/sclk)
                  --------
                   14.138   (45.0% logic, 55.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[14]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[19]  (to S00/sclk +)

   Delay:              14.086ns  (44.8% logic, 55.2% route), 19 logic levels.

 Constraint Details:

     14.086ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.533ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C17D.CLK to     R24C17D.Q1 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         4     1.550     R24C17D.Q1 to     R23C18B.B0 S00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R23C18B.B0 to     R23C18B.F0 S00/D01/SLICE_39
ROUTE         1     0.882     R23C18B.F0 to     R23C17C.B1 S00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R23C17C.B1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R24C18C.FCI to     R24C18C.F0 S00/D01/SLICE_2
ROUTE         1     0.000     R24C18C.F0 to    R24C18C.DI0 S00/D01/sdiv_11[19] (to S00/sclk)
                  --------
                   14.086   (44.8% logic, 55.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[3]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[21]  (to S00/sclk +)

   Delay:              14.065ns  (45.9% logic, 54.1% route), 20 logic levels.

 Constraint Details:

     14.065ns physical path delay S00/D01/SLICE_10 to S00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.554ns

 Physical Path Details:

      Data path S00/D01/SLICE_10 to S00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16C.CLK to     R24C16C.Q0 S00/D01/SLICE_10 (from S00/sclk)
ROUTE         2     1.035     R24C16C.Q0 to     R23C16D.C1 S00/D01/sdiv[3]
CTOF_DEL    ---     0.452     R23C16D.C1 to     R23C16D.F1 S00/D01/SLICE_37
ROUTE         2     1.230     R23C16D.F1 to     R23C17C.A1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R24C18B.FCI to    R24C18B.FCO S00/D01/SLICE_3
ROUTE         1     0.000    R24C18B.FCO to    R24C18C.FCI S00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R24C18C.FCI to    R24C18C.FCO S00/D01/SLICE_2
ROUTE         1     0.000    R24C18C.FCO to    R24C18D.FCI S00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R24C18D.FCI to     R24C18D.F0 S00/D01/SLICE_1
ROUTE         1     0.000     R24C18D.F0 to    R24C18D.DI0 S00/D01/sdiv_11[21] (to S00/sclk)
                  --------
                   14.065   (45.9% logic, 54.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C16C.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[18]  (to S00/sclk +)

   Delay:              14.051ns  (44.2% logic, 55.8% route), 18 logic levels.

 Constraint Details:

     14.051ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.568ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16B.CLK to     R24C16B.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     1.261     R24C16B.Q1 to     R23C16D.B1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R23C16D.B1 to     R23C16D.F1 S00/D01/SLICE_37
ROUTE         2     1.230     R23C16D.F1 to     R23C17C.A1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R24C18B.FCI to     R24C18B.F1 S00/D01/SLICE_3
ROUTE         1     0.000     R24C18B.F1 to    R24C18B.DI1 S00/D01/sdiv_11[18] (to S00/sclk)
                  --------
                   14.051   (44.2% logic, 55.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.620ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[2]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[17]  (to S00/sclk +)

   Delay:              13.999ns  (44.0% logic, 56.0% route), 18 logic levels.

 Constraint Details:

     13.999ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.620ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C16B.CLK to     R24C16B.Q1 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     1.261     R24C16B.Q1 to     R23C16D.B1 S00/D01/sdiv[2]
CTOF_DEL    ---     0.452     R23C16D.B1 to     R23C16D.F1 S00/D01/SLICE_37
ROUTE         2     1.230     R23C16D.F1 to     R23C17C.A1 S00/D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R23C17C.A1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R24C18B.FCI to     R24C18B.F0 S00/D01/SLICE_3
ROUTE         1     0.000     R24C18B.F0 to    R24C18B.DI0 S00/D01/sdiv_11[17] (to S00/sclk)
                  --------
                   13.999   (44.0% logic, 56.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.627ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[14]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[18]  (to S00/sclk +)

   Delay:              13.992ns  (44.4% logic, 55.6% route), 18 logic levels.

 Constraint Details:

     13.992ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.627ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C17D.CLK to     R24C17D.Q1 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         4     1.550     R24C17D.Q1 to     R23C18B.B0 S00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R23C18B.B0 to     R23C18B.F0 S00/D01/SLICE_39
ROUTE         1     0.882     R23C18B.F0 to     R23C17C.B1 S00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R23C17C.B1 to     R23C17C.F1 S00/D01/SLICE_18
ROUTE         6     0.886     R23C17C.F1 to     R23C18B.A1 S00/D01/N_3_19
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 S00/D01/SLICE_39
ROUTE         1     0.839     R23C18B.F1 to     R22C17A.D0 S00/D01/N_6
CTOF_DEL    ---     0.452     R22C17A.D0 to     R22C17A.F0 S00/D01/SLICE_25
ROUTE         2     0.896     R22C17A.F0 to     R21C17B.B0 S00/D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C17B.B0 to     R21C17B.F0 S00/D01/SLICE_23
ROUTE         1     0.851     R21C17B.F0 to     R21C18B.A1 S00/D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R21C18B.A1 to     R21C18B.F1 S00/D01/SLICE_17
ROUTE         2     0.549     R21C18B.F1 to     R21C17D.D0 S00/D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R21C17D.D0 to     R21C17D.F0 S00/D01/SLICE_20
ROUTE         1     1.324     R21C17D.F0 to     R24C16A.A0 S00/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R24C16A.A0 to    R24C16A.FCO S00/D01/SLICE_0
ROUTE         1     0.000    R24C16A.FCO to    R24C16B.FCI S00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R24C16B.FCI to    R24C16B.FCO S00/D01/SLICE_11
ROUTE         1     0.000    R24C16B.FCO to    R24C16C.FCI S00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R24C16C.FCI to    R24C16C.FCO S00/D01/SLICE_10
ROUTE         1     0.000    R24C16C.FCO to    R24C16D.FCI S00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R24C16D.FCI to    R24C16D.FCO S00/D01/SLICE_9
ROUTE         1     0.000    R24C16D.FCO to    R24C17A.FCI S00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R24C17A.FCI to    R24C17A.FCO S00/D01/SLICE_8
ROUTE         1     0.000    R24C17A.FCO to    R24C17B.FCI S00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R24C17B.FCI to    R24C17B.FCO S00/D01/SLICE_7
ROUTE         1     0.000    R24C17B.FCO to    R24C17C.FCI S00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R24C17C.FCI to    R24C17C.FCO S00/D01/SLICE_6
ROUTE         1     0.000    R24C17C.FCO to    R24C17D.FCI S00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R24C17D.FCI to    R24C17D.FCO S00/D01/SLICE_5
ROUTE         1     0.000    R24C17D.FCO to    R24C18A.FCI S00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R24C18A.FCI to    R24C18A.FCO S00/D01/SLICE_4
ROUTE         1     0.000    R24C18A.FCO to    R24C18B.FCI S00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R24C18B.FCI to     R24C18B.F1 S00/D01/SLICE_3
ROUTE         1     0.000     R24C18B.F1 to    R24C18B.DI1 S00/D01/sdiv_11[18] (to S00/sclk)
                  --------
                   13.992   (44.4% logic, 55.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R24C18B.CLK S00/sclk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.247MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "S00/sclk" 2.080000 MHz ; |    2.080 MHz|   69.247 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: S00/D01/SLICE_12.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: S00/sclk   Source: S00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "S00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 223 connections (74.33% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sat Mar 19 22:07:53 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o shiftRL00_shiftRL0.twr -gui -msgset C:/Users/braya/Downloads/06-proyectDiamond-1erParc/11-shiftRL00/promote.xml shiftRL00_shiftRL0.ncd shiftRL00_shiftRL0.prf 
Design file:     shiftrl00_shiftrl0.ncd
Preference file: shiftrl00_shiftrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "S00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[13]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[13]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C17D.CLK to     R24C17D.Q0 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         4     0.132     R24C17D.Q0 to     R24C17D.A0 S00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R24C17D.A0 to     R24C17D.F0 S00/D01/SLICE_5
ROUTE         1     0.000     R24C17D.F0 to    R24C17D.DI0 S00/D01/sdiv_11[13] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[15]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[15]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_4 to S00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_4 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18A.CLK to     R24C18A.Q0 S00/D01/SLICE_4 (from S00/sclk)
ROUTE         4     0.132     R24C18A.Q0 to     R24C18A.A0 S00/D01/sdiv[15]
CTOF_DEL    ---     0.101     R24C18A.A0 to     R24C18A.F0 S00/D01/SLICE_4
ROUTE         1     0.000     R24C18A.F0 to    R24C18A.DI0 S00/D01/sdiv_11[15] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C18A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C18A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[7]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[7]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_8 to S00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_8 to S00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C17A.CLK to     R24C17A.Q0 S00/D01/SLICE_8 (from S00/sclk)
ROUTE         2     0.132     R24C17A.Q0 to     R24C17A.A0 S00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R24C17A.A0 to     R24C17A.F0 S00/D01/SLICE_8
ROUTE         1     0.000     R24C17A.F0 to    R24C17A.DI0 S00/D01/sdiv_11[7] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[14]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[14]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_5 to S00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_5 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C17D.CLK to     R24C17D.Q1 S00/D01/SLICE_5 (from S00/sclk)
ROUTE         4     0.132     R24C17D.Q1 to     R24C17D.A1 S00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R24C17D.A1 to     R24C17D.F1 S00/D01/SLICE_5
ROUTE         1     0.000     R24C17D.F1 to    R24C17D.DI1 S00/D01/sdiv_11[14] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17D.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[1]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[1]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_11 to S00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_11 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C16B.CLK to     R24C16B.Q0 S00/D01/SLICE_11 (from S00/sclk)
ROUTE         2     0.132     R24C16B.Q0 to     R24C16B.A0 S00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R24C16B.A0 to     R24C16B.F0 S00/D01/SLICE_11
ROUTE         1     0.000     R24C16B.F0 to    R24C16B.DI0 S00/D01/sdiv_11[1] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C16B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[16]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[16]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_4 to S00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_4 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18A.CLK to     R24C18A.Q1 S00/D01/SLICE_4 (from S00/sclk)
ROUTE         6     0.132     R24C18A.Q1 to     R24C18A.A1 S00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R24C18A.A1 to     R24C18A.F1 S00/D01/SLICE_4
ROUTE         1     0.000     R24C18A.F1 to    R24C18A.DI1 S00/D01/sdiv_11[16] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C18A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C18A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[8]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[8]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_8 to S00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_8 to S00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C17A.CLK to     R24C17A.Q1 S00/D01/SLICE_8 (from S00/sclk)
ROUTE         3     0.132     R24C17A.Q1 to     R24C17A.A1 S00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R24C17A.A1 to     R24C17A.F1 S00/D01/SLICE_8
ROUTE         1     0.000     R24C17A.F1 to    R24C17A.DI1 S00/D01/sdiv_11[8] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17A.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[3]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[3]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_10 to S00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_10 to S00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C16C.CLK to     R24C16C.Q0 S00/D01/SLICE_10 (from S00/sclk)
ROUTE         2     0.132     R24C16C.Q0 to     R24C16C.A0 S00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R24C16C.A0 to     R24C16C.F0 S00/D01/SLICE_10
ROUTE         1     0.000     R24C16C.F0 to    R24C16C.DI0 S00/D01/sdiv_11[3] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C16C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C16C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[19]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[19]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_2 to S00/D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_2 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C18C.CLK to     R24C18C.Q0 S00/D01/SLICE_2 (from S00/sclk)
ROUTE         8     0.132     R24C18C.Q0 to     R24C18C.A0 S00/D01/sdiv[19]
CTOF_DEL    ---     0.101     R24C18C.A0 to     R24C18C.F0 S00/D01/SLICE_2
ROUTE         1     0.000     R24C18C.F0 to    R24C18C.DI0 S00/D01/sdiv_11[19] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C18C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C18C.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              S00/D01/sdiv[9]  (from S00/sclk +)
   Destination:    FF         Data in        S00/D01/sdiv[9]  (to S00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay S00/D01/SLICE_7 to S00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path S00/D01/SLICE_7 to S00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C17B.CLK to     R24C17B.Q0 S00/D01/SLICE_7 (from S00/sclk)
ROUTE         3     0.132     R24C17B.Q0 to     R24C17B.A0 S00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R24C17B.A0 to     R24C17B.F0 S00/D01/SLICE_7
ROUTE         1     0.000     R24C17B.F0 to    R24C17B.DI0 S00/D01/sdiv_11[9] (to S00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path S00/D00/OSCInst0 to S00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R24C17B.CLK S00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "S00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: S00/D01/SLICE_12.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: S00/sclk   Source: S00/D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "S00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 223 connections (74.33% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

