[{"DBLP title": "Elliptic Curve Cryptography on FPGA for Low-Power Applications.", "DBLP authors": ["Maurice Keller", "Andrew Byrne", "William P. Marnane"], "year": 2009, "doi": "https://doi.org/10.1145/1502781.1502783", "OA papers": [{"PaperId": "https://openalex.org/W2132513685", "PaperTitle": "Elliptic Curve Cryptography on FPGA for Low-Power Applications", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University College Cork": 3.0}, "Authors": ["Maurice Keller", "Andrew W. Byrne", "William P. Marnane"]}]}, {"DBLP title": "Isolated WDDL: A Hiding Countermeasure for Differential Power Analysis on FPGAs.", "DBLP authors": ["Robert P. McEvoy", "Colin C. Murphy", "William P. Marnane", "Michael Tunstall"], "year": 2009, "doi": "https://doi.org/10.1145/1502781.1502784", "OA papers": [{"PaperId": "https://openalex.org/W2001577466", "PaperTitle": "Isolated WDDL", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University College Cork": 3.0, "University of Bristol": 1.0}, "Authors": ["Robert C McEvoy", "Colin G. Murphy", "William P. Marnane", "Michael Tunstall"]}]}, {"DBLP title": "Electromagnetic Radiations of FPGAs: High Spatial Resolution Cartography and Attack on a Cryptographic Module.", "DBLP authors": ["Laurent Sauvage", "Sylvain Guilley", "Yves Mathieu"], "year": 2009, "doi": "https://doi.org/10.1145/1502781.1502785", "OA papers": [{"PaperId": "https://openalex.org/W2017165380", "PaperTitle": "Electromagnetic Radiations of FPGAs", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Institut Mines-T\u00e9l\u00e9com": 3.0}, "Authors": ["Laurent Sauvage", "Sylvain Guilley", "Yves Mathieu"]}]}, {"DBLP title": "Techniques for Design and Implementation of Secure Reconfigurable PUFs.", "DBLP authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2009, "doi": "https://doi.org/10.1145/1502781.1502786", "OA papers": [{"PaperId": "https://openalex.org/W2070196900", "PaperTitle": "Techniques for Design and Implementation of Secure Reconfigurable PUFs", "Year": 2009, "CitationCount": 173, "EstimatedCitation": 173, "Affiliations": {"Rice University": 2.0, "University of California, Los Angeles": 1.0}, "Authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"]}]}, {"DBLP title": "Trust-Based Design and Check of FPGA Circuits Using Two-Level Randomized ECC Structures.", "DBLP authors": ["Shantanu Dutt", "Li Li"], "year": 2009, "doi": "https://doi.org/10.1145/1502781.1508209", "OA papers": [{"PaperId": "https://openalex.org/W2142911447", "PaperTitle": "Trust-Based Design and Check of FPGA Circuits Using Two-Level Randomized ECC Structures", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Shantanu Dutt", "Li Li"]}]}, {"DBLP title": "TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA.", "DBLP authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Bernard Dieny", "Guillaume Prenat"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534918", "OA papers": [{"PaperId": "https://openalex.org/W2171051477", "PaperTitle": "TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Paris-Sud": 3.0, "Spintronique et Technologie des Composants": 2.0}, "Authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Bernard Dieny", "Guillaume Prenat"]}]}, {"DBLP title": "Hardware Decompression Techniques for FPGA-Based Embedded Systems.", "DBLP authors": ["Dirk Koch", "Christian Beckhoff", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534919", "OA papers": [{"PaperId": "https://openalex.org/W1970616362", "PaperTitle": "Hardware Decompression Techniques for FPGA-Based Embedded Systems", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Dirk Koch", "Christian Beckhoff", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Self-Measurement of Combinatorial Circuit Delays in FPGAs.", "DBLP authors": ["Justin S. J. Wong", "N. Pete Sedcole", "Peter Y. K. Cheung"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534920", "OA papers": [{"PaperId": "https://openalex.org/W2022202043", "PaperTitle": "Self-Measurement of Combinatorial Circuit Delays in FPGAs", "Year": 2009, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Justin J.-L. Wong", "P. Sedcole", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits.", "DBLP authors": ["G. Seetharaman", "B. Venkataramani"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534921", "OA papers": [{"PaperId": "https://openalex.org/W2002920847", "PaperTitle": "Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Science Oxford": 1.0}, "Authors": ["Guna Seetharaman", "B. Venkataramani"]}]}, {"DBLP title": "Vector Processing as a Soft Processor Accelerator.", "DBLP authors": ["Jason Yu", "Christopher Eagleston", "Christopher Han-Yu Chou", "Maxime Perreault", "Guy G. Lemieux"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534922", "OA papers": [{"PaperId": "https://openalex.org/W2167897136", "PaperTitle": "Vector Processing as a Soft Processor Accelerator", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"University of British Columbia": 5.0}, "Authors": ["Jason K. Yu", "Christopher Eagleston", "Christopher Han-Yu Chou", "Maxime Perreault", "Guy G.F. Lemieux"]}]}, {"DBLP title": "Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs.", "DBLP authors": ["Alessandro Cevrero", "Panagiotis Athanasopoulos", "Hadi Parandeh-Afshar", "Ajay K. Verma", "Seyed-Hosein Attarzadeh-Niaki", "Chrysostomos Nicopoulos", "Frank K. G\u00fcrkaynak", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534923", "OA papers": [{"PaperId": "https://openalex.org/W2004940452", "PaperTitle": "Field Programmable Compressor Trees", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 7.0, "Royal Institute of Technology": 1.0, "University of Cyprus": 1.0, "Swiss Federal Institute of Technology Zurich (ETHZ)": 1.0}, "Authors": ["Alessandro Cevrero", "Panagiotis E. Athanasopoulos", "Hadi Parandeh-Afshar", "Ajay Verma", "Hosein Seyed Attarzadeh Niaki", "Chrysostomos Nicopoulos", "Frank K. Gurkaynak", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"]}]}, {"DBLP title": "WireMap: FPGA Technology Mapping for Improved Routability and Enhanced LUT Merging.", "DBLP authors": ["Stephen Jang", "Billy Chan", "Kevin Chung", "Alan Mishchenko"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534924", "OA papers": [{"PaperId": "https://openalex.org/W2126814059", "PaperTitle": "WireMap", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Xilinx (United States)": 3.0, "University of California, Berkeley": 1.0}, "Authors": ["Stephen Jang", "Billy Chan", "Kevin C. Chung", "Alan Mishchenko"]}]}, {"DBLP title": "ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs.", "DBLP authors": ["Eric S. Chung", "Michael Papamichael", "Eriko Nurvitadhi", "James C. Hoe", "Ken Mai", "Babak Falsafi"], "year": 2009, "doi": "https://doi.org/10.1145/1534916.1534925", "OA papers": [{"PaperId": "https://openalex.org/W2155764480", "PaperTitle": "ProtoFlex", "Year": 2009, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Carnegie Mellon University": 5.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Eric T. Chung", "Michael K. Papamichael", "Eriko Nurvitadhi", "James C. Hoe", "Ken Mai", "Babak Falsafi"]}]}, {"DBLP title": "A-Port Networks: Preserving the Timed Behavior of Synchronous Systems for Modeling on FPGAs.", "DBLP authors": ["Michael Pellauer", "Muralidaran Vijayaraghavan", "Michael Adler", "Arvind", "Joel S. Emer"], "year": 2009, "doi": "https://doi.org/10.1145/1575774.1575775", "OA papers": [{"PaperId": "https://openalex.org/W2057962492", "PaperTitle": "A-Port Networks", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Massachusetts Institute of Technology": 3.5, "INTEL Corporation#TAB#": 1.0, "Intel (United States)": 0.5}, "Authors": ["Michael Pellauer", "Muralidaran Vijayaraghavan", "Michael Adler", "Arvind", "Joel Emer"]}]}, {"DBLP title": "FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation.", "DBLP authors": ["Jason Cong", "Yi Zou"], "year": 2009, "doi": "https://doi.org/10.1145/1575774.1575776", "OA papers": [{"PaperId": "https://openalex.org/W2031135506", "PaperTitle": "FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Yi Zou"]}]}, {"DBLP title": "Packing Techniques for Virtex-5 FPGAs.", "DBLP authors": ["Taneem Ahmed", "Paul D. Kundarewich", "Jason Helge Anderson"], "year": 2009, "doi": "https://doi.org/10.1145/1575774.1575777", "OA papers": [{"PaperId": "https://openalex.org/W1991576731", "PaperTitle": "Packing Techniques for Virtex-5 FPGAs", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Xilinx (United States)": 3.0}, "Authors": ["Taneem Ahmed", "Paul D. Kundarewich", "Jason H. Anderson"]}]}, {"DBLP title": "An FPGA Logic Cell and Carry Chain Configurable as a 6: 2 or 7: 2 Compressor.", "DBLP authors": ["Hadi Parandeh-Afshar", "Philip Brisk", "Paolo Ienne"], "year": 2009, "doi": "https://doi.org/10.1145/1575774.1575778", "OA papers": [{"PaperId": "https://openalex.org/W2160331356", "PaperTitle": "An FPGA Logic Cell and Carry Chain Configurable as a 6:2 or 7:2 Compressor", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Hadi Parandeh-Afshar", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "Exploring Reconfigurable Architectures for Tree-Based Option Pricing Models.", "DBLP authors": ["Qiwei Jin", "David B. Thomas", "Wayne Luk", "Benjamin Cope"], "year": 2009, "doi": "https://doi.org/10.1145/1575779.1575781", "OA papers": [{"PaperId": "https://openalex.org/W2094316810", "PaperTitle": "Exploring Reconfigurable Architectures for Tree-Based Option Pricing Models", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Qiwei Jin", "David Thomas", "Wayne Luk", "Benjamin T. Cope"]}]}, {"DBLP title": "Robust Real-Time Super-Resolution on FPGA and an Application to Video Enhancement.", "DBLP authors": ["Maria E. Angelopoulou", "Christos-Savvas Bouganis", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2009, "doi": "https://doi.org/10.1145/1575779.1575782", "OA papers": [{"PaperId": "https://openalex.org/W2107638114", "PaperTitle": "Robust Real-Time Super-Resolution on FPGA and an Application to Video Enhancement", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Maria K. Angelopoulou", "Christos-Savvas Bouganis", "Peter Y. K. Cheung", "George A. Constantinides"]}]}, {"DBLP title": "Space Optimization on Counters for FPGA-Based Perl Compatible Regular Expressions.", "DBLP authors": ["Chia-Tien Dan Lo", "Yi-Gang Tai"], "year": 2009, "doi": "https://doi.org/10.1145/1575779.1575783", "OA papers": [{"PaperId": "https://openalex.org/W1976739977", "PaperTitle": "Space Optimization on Counters for FPGA-Based Perl Compatible Regular Expressions", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Polytechnic State University": 1.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Chia-Tien Dan Lo", "Yi-Gang Tai"]}]}, {"DBLP title": "An Application Development Framework for ARISE Reconfigurable Processors.", "DBLP authors": ["Nikolaos Vassiliadis", "George Theodoridis", "Spiridon Nikolaidis"], "year": 2009, "doi": "https://doi.org/10.1145/1575779.1575784", "OA papers": [{"PaperId": "https://openalex.org/W2073354563", "PaperTitle": "An Application Development Framework for ARISE Reconfigurable Processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Aristotle University of Thessaloniki": 3.0}, "Authors": ["Nikolaos Vassiliadis", "George Theodoridis", "Spiridon Nikolaidis"]}]}, {"DBLP title": "Optimal Loop Unrolling and Shifting for Reconfigurable Architectures.", "DBLP authors": ["Ozana Silvia Dragomir", "Todor P. Stefanov", "Koen Bertels"], "year": 2009, "doi": "https://doi.org/10.1145/1575779.1575785", "OA papers": [{"PaperId": "https://openalex.org/W2039186546", "PaperTitle": "Optimal Loop Unrolling and Shifting for Reconfigurable Architectures", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Ozana Silvia Dragomir", "Todor Stefanov", "Koen Bertels"]}]}, {"DBLP title": "From Silicon to Science: The Long Road to Production Reconfigurable Supercomputing.", "DBLP authors": ["Keith D. Underwood", "K. Scott Hemmert", "Craig D. Ulmer"], "year": 2009, "doi": "https://doi.org/10.1145/1575779.1575786", "OA papers": [{"PaperId": "https://openalex.org/W2025089496", "PaperTitle": "From Silicon to Science", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"INTEL Corporation#TAB#": 1.0, "Sandia National Laboratories": 2.0}, "Authors": ["Keith D. Underwood", "K. Scott Hemmert", "Craig D. Ulmer"]}]}, {"DBLP title": "Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms.", "DBLP authors": ["Scott Y. L. Chin", "Steven J. E. Wilton"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462587", "OA papers": [{"PaperId": "https://openalex.org/W2102892811", "PaperTitle": "Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Scott Y. L. Chin", "Steven J. E. Wilton"]}]}, {"DBLP title": "FPGA Acceleration of RankBoost in Web Search Engines.", "DBLP authors": ["Ningyi Xu", "Xiongfei Cai", "Rui Gao", "Lei Zhang", "Feng-Hsiung Hsu"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462588", "OA papers": [{"PaperId": "https://openalex.org/W1964796092", "PaperTitle": "FPGA Acceleration of RankBoost in Web Search Engines", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Microsoft Research Asia (China)": 5.0}, "Authors": ["Ningyi Xu", "Xiong-Fei Cai", "Rui Gao", "Lei Zhang", "Feng-Hsiung Hsu"]}]}, {"DBLP title": "Searching for Transient Pulses with the ETA Radio Telescope.", "DBLP authors": ["Cameron D. Patterson", "Steven W. Ellingson", "Brian S. Martin", "K. Deshpande", "John H. Simonetti", "Michael Kavic", "Sean E. Cutchin"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462589", "OA papers": [{"PaperId": "https://openalex.org/W3101372596", "PaperTitle": "Searching for Transient Pulses with the ETA Radio Telescope", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Virginia Tech": 7.0}, "Authors": ["Cameron D. Patterson", "Steven W. Ellingson", "Brian Martin", "K. Deshpande", "John H. Simonetti", "Michael Kavic", "S. Cutchin"]}]}, {"DBLP title": "Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing.", "DBLP authors": ["Esam El-Araby", "Iv\u00e1n Gonz\u00e1lez", "Tarek A. El-Ghazawi"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462590", "OA papers": [{"PaperId": "https://openalex.org/W2063534452", "PaperTitle": "Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Esam El-Araby", "Ivan Gonzalez", "Tarek El-Ghazawi"]}]}, {"DBLP title": "RAT: RC Amenability Test for Rapid Performance Prediction.", "DBLP authors": ["Brian Holland", "Karthik Nagarajan", "Alan D. George"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462591", "OA papers": [{"PaperId": "https://openalex.org/W2059113806", "PaperTitle": "RAT", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Brian T. Holland", "Karthik Nagarajan", "Alan D. George"]}]}, {"DBLP title": "Compute Bound and I/O Bound Cellular Automata Simulations on FPGA Logic.", "DBLP authors": ["S. Murtaza", "Alfons G. Hoekstra", "Peter M. A. Sloot"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462592", "OA papers": [{"PaperId": "https://openalex.org/W1996725964", "PaperTitle": "Compute Bound and I/O Bound Cellular Automata Simulations on FPGA Logic", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Amsterdam": 3.0}, "Authors": ["Syed Shariyar Murtaza", "Alfons G. Hoekstra", "Peter M. A. Sloot"]}]}, {"DBLP title": "Synthesis and Optimization of 2D Filter Designs for Heterogeneous FPGAs.", "DBLP authors": ["Christos-Savvas Bouganis", "Sung-Boem Park", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2009, "doi": "https://doi.org/10.1145/1462586.1462593", "OA papers": [{"PaperId": "https://openalex.org/W1985340652", "PaperTitle": "Synthesis and Optimization of 2D Filter Designs for Heterogeneous FPGAs", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Christos-Savvas Bouganis", "Sung-Boem Park", "George A. Constantinides", "Peter Y. K. Cheung"]}]}]