--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml svec_tdc.twx svec_tdc.ncd -o svec_tdc.twr svec_tdc.pcf

Design file:              svec_tdc.ncd
Physical constraint file: svec_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 38 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.445ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_18 (SLICE_X53Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_18 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_18 to cmp_tdc2_clks_rsts_mgment/dac_word_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y23.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_18
    SLICE_X53Y23.B5      net (fanout=2)        1.732   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<18>
    SLICE_X53Y23.CLK     Tas                   0.322   cmp_tdc2_clks_rsts_mgment/dac_word<22>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT101
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_18
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.713ns logic, 1.732ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point tdc2_irq_synch_0 (SLICE_X48Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          tdc2_irq_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o to tdc2_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y38.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_eic/eic_ier_write_int
                                                       cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X48Y56.AX      net (fanout=1)        1.648   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X48Y56.CLK     Tdick                 0.086   tdc2_irq_synch<1>
                                                       tdc2_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (0.477ns logic, 1.648ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/dac_word_9 (SLICE_X47Y23.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_9 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/dac_word_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_9 to cmp_tdc2_clks_rsts_mgment/dac_word_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.BQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<11>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word_9
    SLICE_X47Y23.A5      net (fanout=2)        1.347   cmp_tdc2/cmp_tdc_core/reg_control_block/dac_word<9>
    SLICE_X47Y23.CLK     Tas                   0.227   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT241
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_9
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.618ns logic, 1.347ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (SLICE_X56Y64.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.AQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_1
    SLICE_X56Y64.DI      net (fanout=2)        0.132   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<1>
    SLICE_X56Y64.CLK     Tdh         (-Th)    -0.033   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.233ns logic, 0.132ns route)
                                                       (63.8% logic, 36.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X56Y64.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.BQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_2
    SLICE_X56Y64.CI      net (fanout=2)        0.132   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<2>
    SLICE_X56Y64.CLK     Tdh         (-Th)    -0.050   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.250ns logic, 0.132ns route)
                                                       (65.4% logic, 34.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0 (SLICE_X56Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/r_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/r_idx_gray_0 to cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y64.BMUX    Tshcko                0.244   cmp_tdc2_clks_crossing/mfifo/r_idx_bnry<3>
                                                       cmp_tdc2_clks_crossing/mfifo/r_idx_gray_0
    SLICE_X56Y64.AX      net (fanout=2)        0.227   cmp_tdc2_clks_crossing/mfifo/r_idx_gray<0>
    SLICE_X56Y64.CLK     Tdh         (-Th)     0.070   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.174ns logic, 0.227ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.213ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X56Y63.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.BQ      Tcko                  0.408   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X56Y63.CI      net (fanout=2)        0.740   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X56Y63.CLK     Tds                   0.065   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.473ns logic, 0.740ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X56Y63.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y64.AQ      Tcko                  0.408   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X56Y63.DI      net (fanout=2)        0.740   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X56Y63.CLK     Tds                   0.028   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.436ns logic, 0.740ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X56Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.DMUX    Tshcko                0.455   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X56Y63.AX      net (fanout=2)        0.702   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X56Y63.CLK     Tds                  -0.060   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.395ns logic, 0.702ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y63.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.BQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X56Y63.AI      net (fanout=3)        0.297   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X56Y63.CLK     Tdh         (-Th)    -0.030   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.230ns logic, 0.297ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X56Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.DMUX    Tshcko                0.238   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X56Y63.AX      net (fanout=2)        0.379   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X56Y63.CLK     Tdh         (-Th)     0.070   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.168ns logic, 0.379ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X56Y63.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.BMUX    Tshcko                0.238   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3
    SLICE_X56Y63.BI      net (fanout=2)        0.291   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<3>
    SLICE_X56Y63.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.267ns logic, 0.291ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y80.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 475964 paths analyzed, 9814 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.741ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (SLICE_X99Y178.D3), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.747ns (Levels of Logic = 6)
  Clock Path Skew:      0.041ns (0.758 - 0.717)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y166.AQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X105Y166.C4    net (fanout=3)        1.139   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X105Y166.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X105Y171.A5    net (fanout=29)       0.627   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X105Y171.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out11111
    SLICE_X104Y177.A5    net (fanout=32)       1.494   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1111
    SLICE_X104Y177.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6011
    SLICE_X104Y179.D4    net (fanout=2)        0.910   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6010
    SLICE_X104Y179.CMUX  Topdc                 0.368   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out608
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016_SW1
    SLICE_X99Y178.C5     net (fanout=1)        1.033   N1788
    SLICE_X99Y178.C      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6017
    SLICE_X99Y178.D3     net (fanout=1)        0.483   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016
    SLICE_X99Y178.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6019
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (2.061ns logic, 5.686ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 5)
  Clock Path Skew:      0.046ns (0.758 - 0.712)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.DQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X106Y174.D4    net (fanout=58)       2.137   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X106Y174.DMUX  Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<22>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X105Y176.B4    net (fanout=30)       1.300   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X105Y176.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6010
    SLICE_X104Y179.D2    net (fanout=3)        0.928   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out609
    SLICE_X104Y179.CMUX  Topdc                 0.368   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out608
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016_SW1
    SLICE_X99Y178.C5     net (fanout=1)        1.033   N1788
    SLICE_X99Y178.C      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6017
    SLICE_X99Y178.D3     net (fanout=1)        0.483   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016
    SLICE_X99Y178.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6019
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (1.850ns logic, 5.881ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 5)
  Clock Path Skew:      0.046ns (0.758 - 0.712)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.DQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X106Y174.D4    net (fanout=58)       2.137   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X106Y174.DMUX  Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<22>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X105Y176.B4    net (fanout=30)       1.300   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X105Y176.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6010
    SLICE_X104Y179.C1    net (fanout=3)        0.816   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out609
    SLICE_X104Y179.CMUX  Tilo                  0.361   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out608
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016_SW1_G
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016_SW1
    SLICE_X99Y178.C5     net (fanout=1)        1.033   N1788
    SLICE_X99Y178.C      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6017
    SLICE_X99Y178.D3     net (fanout=1)        0.483   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6016
    SLICE_X99Y178.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out6019
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (1.843ns logic, 5.769ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (SLICE_X103Y171.B6), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.240 - 0.245)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.DQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X106Y174.D4    net (fanout=58)       2.137   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X106Y174.DMUX  Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<22>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X105Y176.D2    net (fanout=30)       1.566   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X105Y176.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7210
    SLICE_X105Y176.C1    net (fanout=3)        0.820   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out729
    SLICE_X105Y176.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7216_SW0
    SLICE_X103Y171.A3    net (fanout=1)        1.317   N1784
    SLICE_X103Y171.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7217
    SLICE_X103Y171.B6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7216
    SLICE_X103Y171.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (1.741ns logic, 5.958ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.468ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y166.CQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X105Y170.D6    net (fanout=23)       0.993   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X105Y170.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X106Y174.D5    net (fanout=15)       0.654   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X106Y174.DMUX  Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<22>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X105Y176.D2    net (fanout=30)       1.566   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X105Y176.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7210
    SLICE_X105Y176.C1    net (fanout=3)        0.820   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out729
    SLICE_X105Y176.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7216_SW0
    SLICE_X103Y171.A3    net (fanout=1)        1.317   N1784
    SLICE_X103Y171.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7217
    SLICE_X103Y171.B6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7216
    SLICE_X103Y171.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.468ns (2.000ns logic, 5.468ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.240 - 0.245)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.AQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X105Y170.D5    net (fanout=23)       0.991   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X105Y170.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_6<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X106Y174.D5    net (fanout=15)       0.654   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X106Y174.DMUX  Tilo                  0.251   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<22>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10011
    SLICE_X105Y176.D2    net (fanout=30)       1.566   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1001
    SLICE_X105Y176.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7210
    SLICE_X105Y176.C1    net (fanout=3)        0.820   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out729
    SLICE_X105Y176.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7216_SW0
    SLICE_X103Y171.A3    net (fanout=1)        1.317   N1784
    SLICE_X103Y171.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7217
    SLICE_X103Y171.B6    net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7216
    SLICE_X103Y171.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out7219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_14
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.000ns logic, 5.466ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (SLICE_X103Y173.D3), 699 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.244 - 0.247)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y166.CQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X105Y169.A6    net (fanout=23)       1.157   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X105Y169.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11_1
    SLICE_X104Y170.A6    net (fanout=2)        0.451   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X104Y170.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_8<28>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0628<7>1
    SLICE_X111Y175.D3    net (fanout=33)       1.500   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0628
    SLICE_X111Y175.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13211
    SLICE_X114Y176.D2    net (fanout=2)        0.837   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13210
    SLICE_X114Y176.CMUX  Topdc                 0.338   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1328
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216_SW1_F
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216_SW1
    SLICE_X103Y173.C2    net (fanout=1)        1.224   N1812
    SLICE_X103Y173.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13217
    SLICE_X103Y173.D3    net (fanout=1)        0.483   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216
    SLICE_X103Y173.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (2.031ns logic, 5.652ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y167.DQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_4
    SLICE_X106Y174.D4    net (fanout=58)       2.137   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<4>
    SLICE_X106Y174.D     Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_3<22>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0658<7>1
    SLICE_X113Y175.B6    net (fanout=30)       1.232   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0658
    SLICE_X113Y175.B     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13210
    SLICE_X113Y175.A3    net (fanout=3)        0.682   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1329
    SLICE_X113Y175.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216_SW0
    SLICE_X103Y173.C4    net (fanout=1)        1.453   N1811
    SLICE_X103Y173.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13217
    SLICE_X103Y173.D3    net (fanout=1)        0.483   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216
    SLICE_X103Y173.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (1.695ns logic, 5.987ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.624ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.244 - 0.247)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y166.CQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X105Y169.A6    net (fanout=23)       1.157   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X105Y169.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11_1
    SLICE_X104Y170.A6    net (fanout=2)        0.451   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X104Y170.A     Tilo                  0.203   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_8<28>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0628<7>1
    SLICE_X111Y175.D3    net (fanout=33)       1.500   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0628
    SLICE_X111Y175.D     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_6<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13211
    SLICE_X113Y175.A2    net (fanout=2)        0.628   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13210
    SLICE_X113Y175.A     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216_SW0
    SLICE_X103Y173.C4    net (fanout=1)        1.453   N1811
    SLICE_X103Y173.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13217
    SLICE_X103Y173.D3    net (fanout=1)        0.483   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13216
    SLICE_X103Y173.CLK   Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out13219
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_19
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (1.952ns logic, 5.672ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 (SLICE_X46Y114.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y114.BQ     Tcko                  0.200   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_bnry_4
    SLICE_X46Y114.B5     net (fanout=3)        0.086   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
    SLICE_X46Y114.CLK    Tah         (-Th)    -0.121   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mxor_n0064_4_xo<0>1
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.321ns logic, 0.086ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y82.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_8 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.071 - 0.074)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_8 to cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y163.AQ     Tcko                  0.198   cmp_tdc1/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<11>
                                                       cmp_tdc1/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_8
    RAMB16_X3Y82.DIPA0   net (fanout=2)        0.261   cmp_tdc1/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<8>
    RAMB16_X3Y82.CLKA    Trckd_DIPA  (-Th)     0.053   cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.145ns logic, 0.261ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0 (SLICE_X74Y113.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_1 to cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y113.CQ     Tcko                  0.200   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_bnry_1
    SLICE_X74Y113.C5     net (fanout=7)        0.090   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<1>
    SLICE_X74Y113.CLK    Tah         (-Th)    -0.121   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc1_clks_crossing/sfifo/Mxor_n0068_1_xo<0>1
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.321ns logic, 0.090ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y80.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y76.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 475977 paths analyzed, 9813 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.747ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29 (SLICE_X29Y20.D5), 369 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.BQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
    SLICE_X30Y16.C2      net (fanout=3)        0.986   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
    SLICE_X30Y16.C       Tilo                  0.204   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11_1
    SLICE_X30Y16.D5      net (fanout=2)        0.201   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X30Y16.D       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X25Y18.A3      net (fanout=32)       1.194   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579
    SLICE_X25Y18.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo2_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11001_1
    SLICE_X25Y18.B6      net (fanout=2)        0.124   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11001
    SLICE_X25Y18.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_ififo2_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26411
    SLICE_X26Y13.B5      net (fanout=1)        0.616   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26410
    SLICE_X26Y13.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_5<27>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26412
    SLICE_X27Y13.D4      net (fanout=1)        0.235   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26411
    SLICE_X27Y13.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X27Y13.C6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26412
    SLICE_X27Y13.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26414_SW0
    SLICE_X29Y20.C5      net (fanout=1)        1.336   N2265
    SLICE_X29Y20.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26414
    SLICE_X29Y20.D5      net (fanout=1)        0.209   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X29Y20.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26415
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (2.674ns logic, 5.019ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.099ns (0.875 - 0.974)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y15.BQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X29Y16.B1      net (fanout=23)       0.637   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X29Y16.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_4<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X25Y14.B5      net (fanout=29)       1.367   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X25Y14.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out103211
    SLICE_X26Y14.C3      net (fanout=10)       0.951   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10321
    SLICE_X26Y14.C       Tilo                  0.204   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2646
    SLICE_X27Y13.D1      net (fanout=2)        0.631   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2525
    SLICE_X27Y13.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X27Y13.C6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26412
    SLICE_X27Y13.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26414_SW0
    SLICE_X29Y20.C5      net (fanout=1)        1.336   N2265
    SLICE_X29Y20.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26414
    SLICE_X29Y20.D5      net (fanout=1)        0.209   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X29Y20.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26415
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (2.212ns logic, 5.249ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.479ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.240 - 0.258)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.CQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X29Y16.B4      net (fanout=23)       0.599   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X29Y16.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_4<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X25Y14.B5      net (fanout=29)       1.367   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X25Y14.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out103211
    SLICE_X26Y14.C3      net (fanout=10)       0.951   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out10321
    SLICE_X26Y14.C       Tilo                  0.204   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2646
    SLICE_X27Y13.D1      net (fanout=2)        0.631   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2525
    SLICE_X27Y13.D       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X27Y13.C6      net (fanout=1)        0.118   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26412
    SLICE_X27Y13.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26414_SW0
    SLICE_X29Y20.C5      net (fanout=1)        1.336   N2265
    SLICE_X29Y20.C       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26414
    SLICE_X29Y20.D5      net (fanout=1)        0.209   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26413
    SLICE_X29Y20.CLK     Tas                   0.322   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out26415
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_29
    -------------------------------------------------  ---------------------------
    Total                                      7.479ns (2.268ns logic, 5.211ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14 (SLICE_X15Y12.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.244 - 0.245)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c_6 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y7.AQ       Tcko                  0.408   cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c<6>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c_6
    SLICE_X52Y7.B1       net (fanout=3)        0.728   cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c<6>
    SLICE_X52Y7.BMUX     Tilo                  0.261   cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c<5>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313<7>_SW0
    SLICE_X52Y7.A3       net (fanout=1)        0.333   N270
    SLICE_X52Y7.A        Tilo                  0.203   cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c<5>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313<7>
    SLICE_X47Y16.A6      net (fanout=30)       1.037   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313
    SLICE_X47Y16.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<7>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0330_inv11
    SLICE_X33Y11.C4      net (fanout=7)        2.177   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0330_inv1
    SLICE_X33Y11.CMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<21>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0358_inv1
    SLICE_X15Y12.CE      net (fanout=7)        1.632   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0358_inv
    SLICE_X15Y12.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<15>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (1.784ns logic, 5.907ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd2 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y11.CQ      Tcko                  0.447   cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd2
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd2
    SLICE_X52Y7.A2       net (fanout=19)       1.062   cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd2
    SLICE_X52Y7.A        Tilo                  0.203   cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c<5>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313<7>
    SLICE_X47Y16.A6      net (fanout=30)       1.037   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313
    SLICE_X47Y16.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<7>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0330_inv11
    SLICE_X33Y11.C4      net (fanout=7)        2.177   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0330_inv1
    SLICE_X33Y11.CMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<21>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0358_inv1
    SLICE_X15Y12.CE      net (fanout=7)        1.632   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0358_inv
    SLICE_X15Y12.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<15>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (1.562ns logic, 5.908ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y11.BQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
    SLICE_X52Y7.A5       net (fanout=16)       0.992   cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
    SLICE_X52Y7.A        Tilo                  0.203   cmp_tdc2/cmp_tdc_core/data_engine_block/config_adr_c<5>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313<7>
    SLICE_X47Y16.A6      net (fanout=30)       1.037   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0313
    SLICE_X47Y16.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_6<7>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0330_inv11
    SLICE_X33Y11.C4      net (fanout=7)        2.177   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0330_inv1
    SLICE_X33Y11.CMUX    Tilo                  0.313   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<21>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/_n0358_inv1
    SLICE_X15Y12.CE      net (fanout=7)        1.632   cmp_tdc2/cmp_tdc_core/data_engine_block/_n0358_inv
    SLICE_X15Y12.CLK     Tceck                 0.340   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<15>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_2_14
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (1.506ns logic, 5.838ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1 (SLICE_X28Y8.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_xwb_reg/r_master_dat_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.934 - 0.894)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_xwb_reg/r_master_dat_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.BQ      Tcko                  0.391   cmp_tdc2/cmp_xwb_reg/r_master_dat<3>
                                                       cmp_tdc2/cmp_xwb_reg/r_master_dat_1
    SLICE_X43Y22.B4      net (fanout=15)       4.111   cmp_tdc2/cmp_xwb_reg/r_master_dat<1>
    SLICE_X43Y22.B       Tilo                  0.259   cmp_tdc2/cnx_master_out[1]_dat<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_dat<1>1
    SLICE_X28Y8.BX       net (fanout=17)       2.834   cmp_tdc2/cnx_master_out[1]_dat<1>
    SLICE_X28Y8.CLK      Tdick                 0.136   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (0.786ns logic, 6.945ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.934 - 0.904)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y30.CQ      Tcko                  0.391   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0_1
    SLICE_X43Y22.B5      net (fanout=104)      1.327   cmp_tdc2/cmp_sdb_crossbar/crossbar/matrix_old_0<1>
    SLICE_X43Y22.B       Tilo                  0.259   cmp_tdc2/cnx_master_out[1]_dat<1>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[1]_dat<1>1
    SLICE_X28Y8.BX       net (fanout=17)       2.834   cmp_tdc2/cnx_master_out[1]_dat<1>
    SLICE_X28Y8.CLK      Tdick                 0.136   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<1>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (0.786ns logic, 4.161ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y14.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_1 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y28.BQ      Tcko                  0.200   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<3>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_1
    RAMB16_X2Y14.DIA1    net (fanout=2)        0.128   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<1>
    RAMB16_X2Y14.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.147ns logic, 0.128ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y14.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_4 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_4 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y28.AMUX    Tshcko                0.238   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<3>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_4
    RAMB16_X2Y14.DIA4    net (fanout=2)        0.132   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<4>
    RAMB16_X2Y14.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.185ns logic, 0.132ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y14.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_5 to cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y28.BMUX    Tshcko                0.238   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<3>
                                                       cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp_5
    RAMB16_X2Y14.DIA5    net (fanout=2)        0.132   cmp_tdc2/cmp_tdc_core/data_formatting_block/acam_fine_timestamp<5>
    RAMB16_X2Y14.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.185ns logic, 0.132ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    2.445|         |         |         |
tdc2_125m_clk_p_i|    2.445|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.741|         |         |         |
tdc1_125m_clk_p_i|    7.741|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.741|         |         |         |
tdc1_125m_clk_p_i|    7.741|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    1.213|         |         |         |
tdc2_125m_clk_n_i|    7.747|         |         |         |
tdc2_125m_clk_p_i|    7.747|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    1.213|         |         |         |
tdc2_125m_clk_n_i|    7.747|         |         |         |
tdc2_125m_clk_p_i|    7.747|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 951985 paths, 0 nets, and 26011 connections

Design statistics:
   Minimum period:   7.747ns{1}   (Maximum frequency: 129.082MHz)
   Maximum path delay from/to any node:   2.445ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 18 12:33:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 353 MB



