

================================================================
== Vitis HLS Report for 'layernorm_accumulate'
================================================================
* Date:           Wed Jul 31 17:03:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       34|       35|  0.340 us|  0.350 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln70_for_block_dim  |       34|       34|        12|          1|          1|    24|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     877|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|       0|     320|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|    1788|     352|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    32|    1788|    1722|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_16ns_48_1_1_U378  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U380  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U382  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U384  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U385  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U386  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U390  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U391  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U379   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U381   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U383   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U387   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U388   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U389   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U392   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U393   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|  32|  0| 320|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_379_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln813_38_fu_687_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln813_39_fu_697_p2     |         +|   0|  0|  35|          28|          28|
    |add_ln813_40_fu_911_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln813_41_fu_921_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln813_42_fu_931_p2     |         +|   0|  0|  35|          28|          28|
    |add_ln813_43_fu_941_p2     |         +|   0|  0|  36|          29|          29|
    |add_ln813_44_fu_1033_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln813_45_fu_1039_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln813_fu_677_p2        |         +|   0|  0|  34|          27|          27|
    |dim_block_fu_395_p2        |         +|   0|  0|  12|           5|           1|
    |ret_V_240_fu_733_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_241_fu_768_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_242_fu_807_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_243_fu_846_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_244_fu_978_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_245_fu_1014_p2       |         +|   0|  0|  61|          54|          54|
    |ret_V_fu_710_p2            |         +|   0|  0|  61|          54|          54|
    |sub_ln138_fu_369_p2        |         -|   0|  0|  26|          19|          19|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_195           |       and|   0|  0|   2|           1|           1|
    |ap_condition_371           |       and|   0|  0|   2|           1|           1|
    |icmp_ln70_fu_401_p2        |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 877|         734|         731|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  14|          3|    1|          3|
    |ap_done                                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                          |   9|          2|    1|          2|
    |ap_phi_mux_dim_block48_phi_fu_280_p6              |  14|          3|    5|         15|
    |ap_phi_mux_do_init_phi_fu_264_p6                  |  14|          3|    1|          3|
    |ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6   |  14|          3|   64|        192|
    |ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305  |   9|          2|   64|        128|
    |ap_return_0                                       |   9|          2|   32|         64|
    |ap_return_1                                       |   9|          2|   32|         64|
    |dim_block48_reg_276                               |   9|          2|    5|         10|
    |inout2_addr_phi_idx_reg_305                       |   9|          2|   64|        128|
    |inout2_addr_rewind_idx_reg_291                    |   9|          2|   64|        128|
    |inout2_blk_n_AR                                   |   9|          2|    1|          2|
    |inout2_blk_n_R                                    |   9|          2|    1|          2|
    |mean_V_write_assign51_reg_317                     |   9|          2|   32|         64|
    |mean_sq_V_write_assign49_reg_331                  |   9|          2|   32|         64|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 173|         38|  401|        873|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln813_39_reg_1173                             |  28|   0|   28|          0|
    |add_ln813_43_reg_1193                             |  29|   0|   29|          0|
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305  |  64|   0|   64|          0|
    |ap_return_0_preg                                  |  32|   0|   32|          0|
    |ap_return_1_preg                                  |  32|   0|   32|          0|
    |dim_block48_reg_276                               |   5|   0|    5|          0|
    |dim_block_reg_1066                                |   5|   0|    5|          0|
    |do_init_reg_260                                   |   1|   0|    1|          0|
    |icmp_ln70_reg_1071                                |   1|   0|    1|          0|
    |inout2_addr_phi_idx_reg_305                       |  64|   0|   64|          0|
    |inout2_addr_rewind_idx_reg_291                    |  64|   0|   64|          0|
    |mean_V_write_assign51_reg_317                     |  32|   0|   32|          0|
    |mean_sq_V_write_assign49_reg_331                  |  32|   0|   32|          0|
    |r_V_524_reg_1146                                  |  54|   0|   54|          0|
    |r_V_527_reg_1151                                  |  54|   0|   54|          0|
    |tmp_478_reg_1178                                  |  32|   0|   32|          0|
    |tmp_reg_1141                                      |  32|   0|   32|          0|
    |trunc_ln_reg_1061                                 |  59|   0|   59|          0|
    |x_dim_V_56_reg_1106                               |  32|   0|   32|          0|
    |x_dim_V_57_reg_1113                               |  32|   0|   32|          0|
    |x_dim_V_58_reg_1120                               |  32|   0|   32|          0|
    |x_dim_V_59_reg_1127                               |  32|   0|   32|          0|
    |x_dim_V_60_reg_1134                               |  32|   0|   32|          0|
    |x_dim_V_61_reg_1092                               |  32|   0|   32|          0|
    |x_dim_V_62_reg_1099                               |  32|   0|   32|          0|
    |x_dim_V_reg_1085                                  |  32|   0|   32|          0|
    |x_dim_mean_term_3_reg_1156                        |  26|   0|   26|          0|
    |x_dim_mean_term_4_reg_1161                        |  26|   0|   26|          0|
    |x_dim_mean_term_5_reg_1167                        |  26|   0|   26|          0|
    |x_dim_mean_term_6_reg_1183                        |  26|   0|   26|          0|
    |x_dim_mean_term_7_reg_1188                        |  26|   0|   26|          0|
    |dim_block48_reg_276                               |  64|  32|    5|          0|
    |do_init_reg_260                                   |  64|  32|    1|          0|
    |icmp_ln70_reg_1071                                |  64|  32|    1|          0|
    |x_dim_V_56_reg_1106                               |  64|  32|   32|          0|
    |x_dim_V_57_reg_1113                               |  64|  32|   32|          0|
    |x_dim_V_58_reg_1120                               |  64|  32|   32|          0|
    |x_dim_V_59_reg_1127                               |  64|  32|   32|          0|
    |x_dim_V_60_reg_1134                               |  64|  32|   32|          0|
    |x_dim_V_61_reg_1092                               |  64|  32|   32|          0|
    |x_dim_V_62_reg_1099                               |  64|  32|   32|          0|
    |x_dim_V_reg_1085                                  |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1788| 352| 1347|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_return_0                         |  out|   32|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_return_1                         |  out|   32|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|m_axi_inout2_AWVALID                |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWREADY                |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWADDR                 |  out|   64|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWID                   |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWLEN                  |  out|   32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWSIZE                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWBURST                |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWLOCK                 |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWCACHE                |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWPROT                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWQOS                  |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWREGION               |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWUSER                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WVALID                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WREADY                 |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WDATA                  |  out|  256|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WSTRB                  |  out|   32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WLAST                  |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WID                    |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WUSER                  |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARVALID                |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARREADY                |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARADDR                 |  out|   64|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARID                   |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARLEN                  |  out|   32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARSIZE                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARBURST                |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARLOCK                 |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARCACHE                |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARPROT                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARQOS                  |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARREGION               |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARUSER                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RVALID                 |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RREADY                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RDATA                  |   in|  256|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RLAST                  |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RID                    |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RFIFONUM               |   in|    9|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RUSER                  |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RRESP                  |   in|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BVALID                 |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BREADY                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BRESP                  |   in|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BID                    |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BUSER                  |   in|    1|       m_axi|                     inout2|       pointer|
|patch                               |   in|    8|     ap_none|                      patch|        scalar|
|x                                   |   in|   64|     ap_none|                          x|        scalar|
|x_patch_data_M_elems_V1_address0    |  out|    5|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V1_ce0         |  out|    1|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V1_we0         |  out|    1|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V1_d0          |  out|   32|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V_12_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_12_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_12_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_12_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_23_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_23_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_23_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_23_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_34_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_34_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_34_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_34_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_45_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_45_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_45_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_45_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_56_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_56_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_56_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_56_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_67_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_67_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_67_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_67_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_78_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_78|         array|
|x_patch_data_M_elems_V_78_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_78|         array|
|x_patch_data_M_elems_V_78_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_78|         array|
|x_patch_data_M_elems_V_78_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_78|         array|
+------------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%br_ln70 = br void %rewind_header" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 15 'br' 'br_ln70' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body5.split.i, i1 1, void %layernorm_accumulate.exit"   --->   Operation 16 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%dim_block48 = phi i5 0, void %entry, i5 %dim_block, void %for.body5.split.i, i5 0, void %layernorm_accumulate.exit"   --->   Operation 17 'phi' 'dim_block48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 18 'read' 'x_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%patch_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patch" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 19 'read' 'patch_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_read, i10 0" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i18 %shl_ln" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 21 'zext' 'zext_ln138' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_read, i8 0" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 22 'bitconcatenate' 'shl_ln138_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i16 %shl_ln138_1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 23 'zext' 'zext_ln138_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%sub_ln138 = sub i19 %zext_ln138, i19 %zext_ln138_2" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 24 'sub' 'sub_ln138' <Predicate = (do_init)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i19 %sub_ln138" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 25 'sext' 'sext_ln138' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.08ns)   --->   "%add_ln138 = add i64 %sext_ln138, i64 %x_read" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 26 'add' 'add_ln138' <Predicate = (do_init)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln138, i32 5, i32 63" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%dim_block = add i5 %dim_block48, i5 1" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 28 'add' 'dim_block' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.75ns)   --->   "%icmp_ln70 = icmp_eq  i5 %dim_block48, i5 23" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 29 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %rewind_header, void %layernorm_accumulate.exit" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 30 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln138 = br void %rewind_header" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 31 'br' 'br_ln138' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i59 %trunc_ln" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 32 'sext' 'sext_ln70' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln70" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 33 'getelementptr' 'inout2_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 34 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 34 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.42ns)   --->   "%br_ln70 = br void %for.body5.split.i" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 35 'br' 'br_ln70' <Predicate = (do_init)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%inout2_addr_rewind_idx = phi i64 0, void %entry, i64 %inout2_addr_phi_idx, void %for.body5.split.i, i64 0, void %layernorm_accumulate.exit" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 36 'phi' 'inout2_addr_rewind_idx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.42ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body5.split.i, void %rewind_init"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 38 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 38 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%inout2_addr_phi_idx = phi i64 %sext_ln70, void %rewind_init, i64 %inout2_addr_rewind_idx, void %rewind_header" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 39 'phi' 'inout2_addr_phi_idx' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 40 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 41 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 42 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 42 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 43 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 44 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 44 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%inout2_addr_1 = getelementptr i256 %inout2, i64 %inout2_addr_phi_idx" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 45 'getelementptr' 'inout2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (7.30ns)   --->   "%inout2_addr_1_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i64 %inout2_addr_1" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 46 'read' 'inout2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%x_dim_V = trunc i256 %inout2_addr_1_read" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 47 'trunc' 'x_dim_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%x_dim_V_61 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 192, i32 223" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 48 'partselect' 'x_dim_V_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%x_dim_V_62 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 224, i32 255" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 49 'partselect' 'x_dim_V_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%x_dim_V_56 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 32, i32 63" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 50 'partselect' 'x_dim_V_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%x_dim_V_57 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 64, i32 95" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 51 'partselect' 'x_dim_V_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%x_dim_V_58 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 96, i32 127" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 52 'partselect' 'x_dim_V_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%x_dim_V_59 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 128, i32 159" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 53 'partselect' 'x_dim_V_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%x_dim_V_60 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 160, i32 191" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 54 'partselect' 'x_dim_V_60' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.84>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %x_dim_V"   --->   Operation 55 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i32 %x_dim_V"   --->   Operation 56 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (3.42ns)   --->   "%r_V_520 = mul i48 %sext_ln1270_25, i48 21845"   --->   Operation 57 'mul' 'r_V_520' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%x_dim_mean_term = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_520, i32 22, i32 47"   --->   Operation 58 'partselect' 'x_dim_mean_term' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i26 %x_dim_mean_term" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 59 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i26 %x_dim_mean_term"   --->   Operation 60 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (3.42ns)   --->   "%r_V_521 = mul i54 %sext_ln1270, i54 %sext_ln1273"   --->   Operation 61 'mul' 'r_V_521' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_521, i32 22, i32 53"   --->   Operation 62 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i32 %x_dim_V_56"   --->   Operation 63 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i32 %x_dim_V_56"   --->   Operation 64 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (3.42ns)   --->   "%r_V_523 = mul i48 %sext_ln1270_27, i48 21845"   --->   Operation 65 'mul' 'r_V_523' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%x_dim_mean_term_1 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_523, i32 22, i32 47"   --->   Operation 66 'partselect' 'x_dim_mean_term_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i26 %x_dim_mean_term_1" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 67 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i26 %x_dim_mean_term_1"   --->   Operation 68 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (3.42ns)   --->   "%r_V_524 = mul i54 %sext_ln1270_26, i54 %sext_ln1273_128"   --->   Operation 69 'mul' 'r_V_524' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i32 %x_dim_V_57"   --->   Operation 70 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i32 %x_dim_V_57"   --->   Operation 71 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (3.42ns)   --->   "%r_V_526 = mul i48 %sext_ln1270_29, i48 21845"   --->   Operation 72 'mul' 'r_V_526' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%x_dim_mean_term_2 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_526, i32 22, i32 47"   --->   Operation 73 'partselect' 'x_dim_mean_term_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i26 %x_dim_mean_term_2" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 74 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i26 %x_dim_mean_term_2"   --->   Operation 75 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (3.42ns)   --->   "%r_V_527 = mul i54 %sext_ln1270_28, i54 %sext_ln1273_129"   --->   Operation 76 'mul' 'r_V_527' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i32 %x_dim_V_58"   --->   Operation 77 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (3.42ns)   --->   "%r_V_529 = mul i48 %sext_ln1270_31, i48 21845"   --->   Operation 78 'mul' 'r_V_529' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%x_dim_mean_term_3 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_529, i32 22, i32 47"   --->   Operation 79 'partselect' 'x_dim_mean_term_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln80_3 = sext i26 %x_dim_mean_term_3" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 80 'sext' 'sext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i32 %x_dim_V_59"   --->   Operation 81 'sext' 'sext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (3.42ns)   --->   "%r_V_532 = mul i48 %sext_ln1270_33, i48 21845"   --->   Operation 82 'mul' 'r_V_532' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%x_dim_mean_term_4 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_532, i32 22, i32 47"   --->   Operation 83 'partselect' 'x_dim_mean_term_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i32 %x_dim_V_60"   --->   Operation 84 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (3.42ns)   --->   "%r_V_535 = mul i48 %sext_ln1270_35, i48 21845"   --->   Operation 85 'mul' 'r_V_535' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%x_dim_mean_term_5 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_535, i32 22, i32 47"   --->   Operation 86 'partselect' 'x_dim_mean_term_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.95ns)   --->   "%add_ln813 = add i27 %sext_ln80, i27 %sext_ln80_1"   --->   Operation 87 'add' 'add_ln813' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i27 %add_ln813"   --->   Operation 88 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.95ns)   --->   "%add_ln813_38 = add i27 %sext_ln80_2, i27 %sext_ln80_3"   --->   Operation 89 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i27 %add_ln813_38"   --->   Operation 90 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.96ns)   --->   "%add_ln813_39 = add i28 %sext_ln813_35, i28 %sext_ln813"   --->   Operation 91 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp, i22 0"   --->   Operation 92 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.09ns)   --->   "%ret_V = add i54 %lhs_V, i54 %r_V_524"   --->   Operation 93 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 94 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_s, i22 0"   --->   Operation 95 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.09ns)   --->   "%ret_V_240 = add i54 %lhs_V_1, i54 %r_V_527"   --->   Operation 96 'add' 'ret_V_240' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_240, i32 22, i32 53"   --->   Operation 97 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_475, i22 0"   --->   Operation 98 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i32 %x_dim_V_58"   --->   Operation 99 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i26 %x_dim_mean_term_3"   --->   Operation 100 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (3.42ns)   --->   "%r_V_530 = mul i54 %sext_ln1270_30, i54 %sext_ln1273_130"   --->   Operation 101 'mul' 'r_V_530' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (1.09ns)   --->   "%ret_V_241 = add i54 %lhs_V_2, i54 %r_V_530"   --->   Operation 102 'add' 'ret_V_241' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_241, i32 22, i32 53"   --->   Operation 103 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_476, i22 0"   --->   Operation 104 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i32 %x_dim_V_59"   --->   Operation 105 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln80_4 = sext i26 %x_dim_mean_term_4" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 106 'sext' 'sext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i26 %x_dim_mean_term_4"   --->   Operation 107 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (3.42ns)   --->   "%r_V_533 = mul i54 %sext_ln1270_32, i54 %sext_ln1273_131"   --->   Operation 108 'mul' 'r_V_533' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (1.09ns)   --->   "%ret_V_242 = add i54 %lhs_V_3, i54 %r_V_533"   --->   Operation 109 'add' 'ret_V_242' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_242, i32 22, i32 53"   --->   Operation 110 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_477, i22 0"   --->   Operation 111 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i32 %x_dim_V_60"   --->   Operation 112 'sext' 'sext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln80_5 = sext i26 %x_dim_mean_term_5" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 113 'sext' 'sext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i26 %x_dim_mean_term_5"   --->   Operation 114 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (3.42ns)   --->   "%r_V_536 = mul i54 %sext_ln1270_34, i54 %sext_ln1273_132"   --->   Operation 115 'mul' 'r_V_536' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (1.09ns)   --->   "%ret_V_243 = add i54 %lhs_V_4, i54 %r_V_536"   --->   Operation 116 'add' 'ret_V_243' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_243, i32 22, i32 53"   --->   Operation 117 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i32 %x_dim_V_61"   --->   Operation 118 'sext' 'sext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (3.42ns)   --->   "%r_V_538 = mul i48 %sext_ln1270_37, i48 21845"   --->   Operation 119 'mul' 'r_V_538' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%x_dim_mean_term_6 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_538, i32 22, i32 47"   --->   Operation 120 'partselect' 'x_dim_mean_term_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln80_6 = sext i26 %x_dim_mean_term_6" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 121 'sext' 'sext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i32 %x_dim_V_62"   --->   Operation 122 'sext' 'sext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.42ns)   --->   "%r_V_541 = mul i48 %sext_ln1270_39, i48 21845"   --->   Operation 123 'mul' 'r_V_541' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%x_dim_mean_term_7 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_541, i32 22, i32 47"   --->   Operation 124 'partselect' 'x_dim_mean_term_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln80_7 = sext i26 %x_dim_mean_term_7" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 125 'sext' 'sext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i28 %add_ln813_39"   --->   Operation 126 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.95ns)   --->   "%add_ln813_40 = add i27 %sext_ln80_4, i27 %sext_ln80_5"   --->   Operation 127 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i27 %add_ln813_40"   --->   Operation 128 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.95ns)   --->   "%add_ln813_41 = add i27 %sext_ln80_6, i27 %sext_ln80_7"   --->   Operation 129 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i27 %add_ln813_41"   --->   Operation 130 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln813_42 = add i28 %sext_ln813_38, i28 %sext_ln813_37"   --->   Operation 131 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i28 %add_ln813_42"   --->   Operation 132 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.97ns)   --->   "%add_ln813_43 = add i29 %sext_ln813_39, i29 %sext_ln813_36"   --->   Operation 133 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.63>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%mean_V_write_assign51 = phi i32 0, void %entry, i32 %add_ln813_44, void %for.body5.split.i, i32 0, void %layernorm_accumulate.exit"   --->   Operation 134 'phi' 'mean_V_write_assign51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%mean_sq_V_write_assign49 = phi i32 0, void %entry, i32 %add_ln813_45, void %for.body5.split.i, i32 0, void %layernorm_accumulate.exit"   --->   Operation 135 'phi' 'mean_sq_V_write_assign49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %dim_block48" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 137 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/layernorm.cpp:72->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 138 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 139 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_478, i22 0"   --->   Operation 140 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i32 %x_dim_V_61"   --->   Operation 141 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i26 %x_dim_mean_term_6"   --->   Operation 142 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (3.42ns)   --->   "%r_V_539 = mul i54 %sext_ln1270_36, i54 %sext_ln1273_133"   --->   Operation 143 'mul' 'r_V_539' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (1.09ns)   --->   "%ret_V_244 = add i54 %lhs_V_5, i54 %r_V_539"   --->   Operation 144 'add' 'ret_V_244' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_244, i32 22, i32 53"   --->   Operation 145 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_479, i22 0"   --->   Operation 146 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i32 %x_dim_V_62"   --->   Operation 147 'sext' 'sext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i26 %x_dim_mean_term_7"   --->   Operation 148 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (3.42ns)   --->   "%r_V_542 = mul i54 %sext_ln1270_38, i54 %sext_ln1273_134"   --->   Operation 149 'mul' 'r_V_542' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (1.09ns)   --->   "%ret_V_245 = add i54 %lhs_V_6, i54 %r_V_542"   --->   Operation 150 'add' 'ret_V_245' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_245, i32 22, i32 53"   --->   Operation 151 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V1_addr = getelementptr i32 %x_patch_data_M_elems_V1, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 152 'getelementptr' 'x_patch_data_M_elems_V1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V, i5 %x_patch_data_M_elems_V1_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 153 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_12_addr = getelementptr i32 %x_patch_data_M_elems_V_12, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 154 'getelementptr' 'x_patch_data_M_elems_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_56, i5 %x_patch_data_M_elems_V_12_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 155 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_23_addr = getelementptr i32 %x_patch_data_M_elems_V_23, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 156 'getelementptr' 'x_patch_data_M_elems_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_57, i5 %x_patch_data_M_elems_V_23_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 157 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_34_addr = getelementptr i32 %x_patch_data_M_elems_V_34, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 158 'getelementptr' 'x_patch_data_M_elems_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_58, i5 %x_patch_data_M_elems_V_34_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 159 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_45_addr = getelementptr i32 %x_patch_data_M_elems_V_45, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 160 'getelementptr' 'x_patch_data_M_elems_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_59, i5 %x_patch_data_M_elems_V_45_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 161 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_56_addr = getelementptr i32 %x_patch_data_M_elems_V_56, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 162 'getelementptr' 'x_patch_data_M_elems_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_60, i5 %x_patch_data_M_elems_V_56_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 163 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_67_addr = getelementptr i32 %x_patch_data_M_elems_V_67, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 164 'getelementptr' 'x_patch_data_M_elems_V_67_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_61, i5 %x_patch_data_M_elems_V_67_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 165 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_78_addr = getelementptr i32 %x_patch_data_M_elems_V_78, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 166 'getelementptr' 'x_patch_data_M_elems_V_78_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_62, i5 %x_patch_data_M_elems_V_78_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 167 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i29 %add_ln813_43"   --->   Operation 168 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (1.01ns)   --->   "%add_ln813_44 = add i32 %mean_V_write_assign51, i32 %sext_ln813_40"   --->   Operation 169 'add' 'add_ln813_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (1.01ns)   --->   "%add_ln813_45 = add i32 %trunc_ln1, i32 %mean_sq_V_write_assign49"   --->   Operation 170 'add' 'add_ln813_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %add_ln813_44" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 171 'insertvalue' 'mrv' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %add_ln813_45" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 172 'insertvalue' 'mrv_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%return_ln138 = return void @_ssdm_op_Return, i64 %mrv_1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 173 'return' 'return_ln138' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ patch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_patch_data_M_elems_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_67]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_patch_data_M_elems_V_78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface    ) [ 00000000000000]
br_ln70                        (br               ) [ 01111111111111]
do_init                        (phi              ) [ 00111111111111]
dim_block48                    (phi              ) [ 00111111111111]
x_read                         (read             ) [ 00000000000000]
patch_read                     (read             ) [ 00000000000000]
shl_ln                         (bitconcatenate   ) [ 00000000000000]
zext_ln138                     (zext             ) [ 00000000000000]
shl_ln138_1                    (bitconcatenate   ) [ 00000000000000]
zext_ln138_2                   (zext             ) [ 00000000000000]
sub_ln138                      (sub              ) [ 00000000000000]
sext_ln138                     (sext             ) [ 00000000000000]
add_ln138                      (add              ) [ 00000000000000]
trunc_ln                       (partselect       ) [ 00110000000000]
dim_block                      (add              ) [ 01111111111111]
icmp_ln70                      (icmp             ) [ 00111111111111]
br_ln70                        (br               ) [ 01111111111111]
br_ln138                       (br               ) [ 01111111111111]
sext_ln70                      (sext             ) [ 00111111111111]
inout2_addr                    (getelementptr    ) [ 00101111110000]
br_ln70                        (br               ) [ 00111111111111]
inout2_addr_rewind_idx         (phi              ) [ 00111000000000]
br_ln0                         (br               ) [ 00000000000000]
inout2_addr_phi_idx            (phi              ) [ 01101111111111]
empty                          (readreq          ) [ 00000000000000]
inout2_addr_1                  (getelementptr    ) [ 00000000000000]
inout2_addr_1_read             (read             ) [ 00000000000000]
x_dim_V                        (trunc            ) [ 00100000000111]
x_dim_V_61                     (partselect       ) [ 00100000000111]
x_dim_V_62                     (partselect       ) [ 00100000000111]
x_dim_V_56                     (partselect       ) [ 00100000000111]
x_dim_V_57                     (partselect       ) [ 00100000000111]
x_dim_V_58                     (partselect       ) [ 00100000000111]
x_dim_V_59                     (partselect       ) [ 00100000000111]
x_dim_V_60                     (partselect       ) [ 00100000000111]
sext_ln1270                    (sext             ) [ 00000000000000]
sext_ln1270_25                 (sext             ) [ 00000000000000]
r_V_520                        (mul              ) [ 00000000000000]
x_dim_mean_term                (partselect       ) [ 00000000000000]
sext_ln80                      (sext             ) [ 00000000000000]
sext_ln1273                    (sext             ) [ 00000000000000]
r_V_521                        (mul              ) [ 00000000000000]
tmp                            (partselect       ) [ 00100000000010]
sext_ln1270_26                 (sext             ) [ 00000000000000]
sext_ln1270_27                 (sext             ) [ 00000000000000]
r_V_523                        (mul              ) [ 00000000000000]
x_dim_mean_term_1              (partselect       ) [ 00000000000000]
sext_ln80_1                    (sext             ) [ 00000000000000]
sext_ln1273_128                (sext             ) [ 00000000000000]
r_V_524                        (mul              ) [ 00100000000010]
sext_ln1270_28                 (sext             ) [ 00000000000000]
sext_ln1270_29                 (sext             ) [ 00000000000000]
r_V_526                        (mul              ) [ 00000000000000]
x_dim_mean_term_2              (partselect       ) [ 00000000000000]
sext_ln80_2                    (sext             ) [ 00000000000000]
sext_ln1273_129                (sext             ) [ 00000000000000]
r_V_527                        (mul              ) [ 00100000000010]
sext_ln1270_31                 (sext             ) [ 00000000000000]
r_V_529                        (mul              ) [ 00000000000000]
x_dim_mean_term_3              (partselect       ) [ 00100000000010]
sext_ln80_3                    (sext             ) [ 00000000000000]
sext_ln1270_33                 (sext             ) [ 00000000000000]
r_V_532                        (mul              ) [ 00000000000000]
x_dim_mean_term_4              (partselect       ) [ 00100000000010]
sext_ln1270_35                 (sext             ) [ 00000000000000]
r_V_535                        (mul              ) [ 00000000000000]
x_dim_mean_term_5              (partselect       ) [ 00100000000010]
add_ln813                      (add              ) [ 00000000000000]
sext_ln813                     (sext             ) [ 00000000000000]
add_ln813_38                   (add              ) [ 00000000000000]
sext_ln813_35                  (sext             ) [ 00000000000000]
add_ln813_39                   (add              ) [ 00100000000010]
lhs_V                          (bitconcatenate   ) [ 00000000000000]
ret_V                          (add              ) [ 00000000000000]
tmp_s                          (partselect       ) [ 00000000000000]
lhs_V_1                        (bitconcatenate   ) [ 00000000000000]
ret_V_240                      (add              ) [ 00000000000000]
tmp_475                        (partselect       ) [ 00000000000000]
lhs_V_2                        (bitconcatenate   ) [ 00000000000000]
sext_ln1270_30                 (sext             ) [ 00000000000000]
sext_ln1273_130                (sext             ) [ 00000000000000]
r_V_530                        (mul              ) [ 00000000000000]
ret_V_241                      (add              ) [ 00000000000000]
tmp_476                        (partselect       ) [ 00000000000000]
lhs_V_3                        (bitconcatenate   ) [ 00000000000000]
sext_ln1270_32                 (sext             ) [ 00000000000000]
sext_ln80_4                    (sext             ) [ 00000000000000]
sext_ln1273_131                (sext             ) [ 00000000000000]
r_V_533                        (mul              ) [ 00000000000000]
ret_V_242                      (add              ) [ 00000000000000]
tmp_477                        (partselect       ) [ 00000000000000]
lhs_V_4                        (bitconcatenate   ) [ 00000000000000]
sext_ln1270_34                 (sext             ) [ 00000000000000]
sext_ln80_5                    (sext             ) [ 00000000000000]
sext_ln1273_132                (sext             ) [ 00000000000000]
r_V_536                        (mul              ) [ 00000000000000]
ret_V_243                      (add              ) [ 00000000000000]
tmp_478                        (partselect       ) [ 00100000000001]
sext_ln1270_37                 (sext             ) [ 00000000000000]
r_V_538                        (mul              ) [ 00000000000000]
x_dim_mean_term_6              (partselect       ) [ 00100000000001]
sext_ln80_6                    (sext             ) [ 00000000000000]
sext_ln1270_39                 (sext             ) [ 00000000000000]
r_V_541                        (mul              ) [ 00000000000000]
x_dim_mean_term_7              (partselect       ) [ 00100000000001]
sext_ln80_7                    (sext             ) [ 00000000000000]
sext_ln813_36                  (sext             ) [ 00000000000000]
add_ln813_40                   (add              ) [ 00000000000000]
sext_ln813_37                  (sext             ) [ 00000000000000]
add_ln813_41                   (add              ) [ 00000000000000]
sext_ln813_38                  (sext             ) [ 00000000000000]
add_ln813_42                   (add              ) [ 00000000000000]
sext_ln813_39                  (sext             ) [ 00000000000000]
add_ln813_43                   (add              ) [ 00100000000001]
mean_V_write_assign51          (phi              ) [ 00111111111111]
mean_sq_V_write_assign49       (phi              ) [ 00111111111111]
speclooptripcount_ln0          (speclooptripcount) [ 00000000000000]
zext_ln70                      (zext             ) [ 00000000000000]
specpipeline_ln72              (specpipeline     ) [ 00000000000000]
specloopname_ln70              (specloopname     ) [ 00000000000000]
lhs_V_5                        (bitconcatenate   ) [ 00000000000000]
sext_ln1270_36                 (sext             ) [ 00000000000000]
sext_ln1273_133                (sext             ) [ 00000000000000]
r_V_539                        (mul              ) [ 00000000000000]
ret_V_244                      (add              ) [ 00000000000000]
tmp_479                        (partselect       ) [ 00000000000000]
lhs_V_6                        (bitconcatenate   ) [ 00000000000000]
sext_ln1270_38                 (sext             ) [ 00000000000000]
sext_ln1273_134                (sext             ) [ 00000000000000]
r_V_542                        (mul              ) [ 00000000000000]
ret_V_245                      (add              ) [ 00000000000000]
trunc_ln1                      (partselect       ) [ 00000000000000]
x_patch_data_M_elems_V1_addr   (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_12_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_23_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_34_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_45_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_56_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_67_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
x_patch_data_M_elems_V_78_addr (getelementptr    ) [ 00000000000000]
store_ln84                     (store            ) [ 00000000000000]
sext_ln813_40                  (sext             ) [ 00000000000000]
add_ln813_44                   (add              ) [ 01111111111111]
add_ln813_45                   (add              ) [ 01111111111111]
mrv                            (insertvalue      ) [ 00000000000000]
mrv_1                          (insertvalue      ) [ 00000000000000]
return_ln138                   (return           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patch">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_patch_data_M_elems_V1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_patch_data_M_elems_V_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_patch_data_M_elems_V_23">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_patch_data_M_elems_V_34">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_34"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_patch_data_M_elems_V_45">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_45"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_patch_data_M_elems_V_56">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_56"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_patch_data_M_elems_V_67">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_67"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_patch_data_M_elems_V_78">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_patch_data_M_elems_V_78"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="x_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="patch_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patch_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="256" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="inout2_addr_1_read_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="256" slack="0"/>
<pin id="153" dir="0" index="1" bw="256" slack="0"/>
<pin id="154" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout2_addr_1_read/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_patch_data_M_elems_V1_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V1_addr/13 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln84_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="3"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="169" class="1004" name="x_patch_data_M_elems_V_12_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_12_addr/13 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln84_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="3"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_patch_data_M_elems_V_23_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_23_addr/13 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln84_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="3"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="195" class="1004" name="x_patch_data_M_elems_V_34_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_34_addr/13 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln84_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="3"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="208" class="1004" name="x_patch_data_M_elems_V_45_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_45_addr/13 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln84_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="3"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="221" class="1004" name="x_patch_data_M_elems_V_56_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_56_addr/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln84_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="3"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_patch_data_M_elems_V_67_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_67_addr/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln84_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="3"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_patch_data_M_elems_V_78_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_patch_data_M_elems_V_78_addr/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln84_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="3"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/13 "/>
</bind>
</comp>

<comp id="260" class="1005" name="do_init_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="do_init_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="4" bw="1" slack="0"/>
<pin id="270" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="dim_block48_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dim_block48 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="dim_block48_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="1" slack="0"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_block48/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="inout2_addr_rewind_idx_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="2"/>
<pin id="293" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="inout2_addr_rewind_idx (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="inout2_addr_rewind_idx_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="3"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="64" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="1" slack="2"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inout2_addr_rewind_idx/4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="inout2_addr_phi_idx_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inout2_addr_phi_idx (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="inout2_addr_phi_idx_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="59" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="64" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inout2_addr_phi_idx/4 "/>
</bind>
</comp>

<comp id="317" class="1005" name="mean_V_write_assign51_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="11"/>
<pin id="319" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mean_V_write_assign51 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="mean_V_write_assign51_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="12"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="4" bw="1" slack="11"/>
<pin id="327" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mean_V_write_assign51/13 "/>
</bind>
</comp>

<comp id="331" class="1005" name="mean_sq_V_write_assign49_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="11"/>
<pin id="333" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mean_sq_V_write_assign49 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="mean_sq_V_write_assign49_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="12"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="1" slack="11"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mean_sq_V_write_assign49/13 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="18" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln138_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="18" slack="0"/>
<pin id="355" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln138_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln138_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln138_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln138_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="18" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln138/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln138_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="19" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln138_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="19" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="59" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="dim_block_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dim_block/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln70_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln70_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="59" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="inout2_addr_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="inout2_addr_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="6"/>
<pin id="420" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr_1/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="x_dim_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="256" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_dim_V/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="x_dim_V_61_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="256" slack="0"/>
<pin id="431" dir="0" index="2" bw="9" slack="0"/>
<pin id="432" dir="0" index="3" bw="9" slack="0"/>
<pin id="433" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_61/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_dim_V_62_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="256" slack="0"/>
<pin id="441" dir="0" index="2" bw="9" slack="0"/>
<pin id="442" dir="0" index="3" bw="9" slack="0"/>
<pin id="443" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_62/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="x_dim_V_56_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="256" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_56/10 "/>
</bind>
</comp>

<comp id="458" class="1004" name="x_dim_V_57_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="256" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="0" index="3" bw="8" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_57/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="x_dim_V_58_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="256" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="8" slack="0"/>
<pin id="473" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_58/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="x_dim_V_59_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="256" slack="0"/>
<pin id="481" dir="0" index="2" bw="9" slack="0"/>
<pin id="482" dir="0" index="3" bw="9" slack="0"/>
<pin id="483" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_59/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="x_dim_V_60_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="256" slack="0"/>
<pin id="491" dir="0" index="2" bw="9" slack="0"/>
<pin id="492" dir="0" index="3" bw="9" slack="0"/>
<pin id="493" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_V_60/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln1270_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1270_25_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_25/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_520_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_520/11 "/>
</bind>
</comp>

<comp id="510" class="1004" name="x_dim_mean_term_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="26" slack="0"/>
<pin id="512" dir="0" index="1" bw="48" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="0" index="3" bw="7" slack="0"/>
<pin id="515" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term/11 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln80_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="26" slack="0"/>
<pin id="522" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln1273_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="26" slack="0"/>
<pin id="526" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="r_V_521_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="26" slack="0"/>
<pin id="531" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_521/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="54" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="7" slack="0"/>
<pin id="539" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln1270_26_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_26/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln1270_27_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_27/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="r_V_523_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_523/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="x_dim_mean_term_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="26" slack="0"/>
<pin id="558" dir="0" index="1" bw="48" slack="0"/>
<pin id="559" dir="0" index="2" bw="6" slack="0"/>
<pin id="560" dir="0" index="3" bw="7" slack="0"/>
<pin id="561" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_1/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln80_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="26" slack="0"/>
<pin id="568" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_1/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln1273_128_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="26" slack="0"/>
<pin id="572" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_128/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="r_V_524_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="26" slack="0"/>
<pin id="577" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_524/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln1270_28_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_28/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln1270_29_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_29/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="r_V_526_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_526/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="x_dim_mean_term_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="26" slack="0"/>
<pin id="594" dir="0" index="1" bw="48" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="0" index="3" bw="7" slack="0"/>
<pin id="597" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_2/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln80_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="26" slack="0"/>
<pin id="604" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_2/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln1273_129_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="26" slack="0"/>
<pin id="608" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_129/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="r_V_527_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="26" slack="0"/>
<pin id="613" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_527/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln1270_31_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_31/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="r_V_529_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_529/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="x_dim_mean_term_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="26" slack="0"/>
<pin id="627" dir="0" index="1" bw="48" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_3/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln80_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="26" slack="0"/>
<pin id="637" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_3/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln1270_33_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_33/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="r_V_532_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="16" slack="0"/>
<pin id="645" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_532/11 "/>
</bind>
</comp>

<comp id="648" class="1004" name="x_dim_mean_term_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="26" slack="0"/>
<pin id="650" dir="0" index="1" bw="48" slack="0"/>
<pin id="651" dir="0" index="2" bw="6" slack="0"/>
<pin id="652" dir="0" index="3" bw="7" slack="0"/>
<pin id="653" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_4/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln1270_35_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_35/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="r_V_535_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="0"/>
<pin id="664" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_535/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="x_dim_mean_term_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="26" slack="0"/>
<pin id="669" dir="0" index="1" bw="48" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_5/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln813_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="26" slack="0"/>
<pin id="679" dir="0" index="1" bw="26" slack="0"/>
<pin id="680" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln813_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="27" slack="0"/>
<pin id="685" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln813_38_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="26" slack="0"/>
<pin id="689" dir="0" index="1" bw="26" slack="0"/>
<pin id="690" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_38/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln813_35_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="27" slack="0"/>
<pin id="695" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_35/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln813_39_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="27" slack="0"/>
<pin id="699" dir="0" index="1" bw="27" slack="0"/>
<pin id="700" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_39/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="lhs_V_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="54" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/12 "/>
</bind>
</comp>

<comp id="710" class="1004" name="ret_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="54" slack="0"/>
<pin id="712" dir="0" index="1" bw="54" slack="1"/>
<pin id="713" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/12 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_s_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="54" slack="0"/>
<pin id="718" dir="0" index="2" bw="6" slack="0"/>
<pin id="719" dir="0" index="3" bw="7" slack="0"/>
<pin id="720" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="lhs_V_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="54" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="ret_V_240_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="54" slack="0"/>
<pin id="735" dir="0" index="1" bw="54" slack="1"/>
<pin id="736" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_240/12 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_475_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="54" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="0"/>
<pin id="742" dir="0" index="3" bw="7" slack="0"/>
<pin id="743" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_475/12 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lhs_V_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="54" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln1270_30_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_30/12 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln1273_130_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="26" slack="1"/>
<pin id="761" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_130/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="r_V_530_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="26" slack="0"/>
<pin id="765" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_530/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="ret_V_241_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="54" slack="0"/>
<pin id="770" dir="0" index="1" bw="54" slack="0"/>
<pin id="771" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_241/12 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_476_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="54" slack="0"/>
<pin id="777" dir="0" index="2" bw="6" slack="0"/>
<pin id="778" dir="0" index="3" bw="7" slack="0"/>
<pin id="779" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_476/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="lhs_V_3_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="54" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="1" slack="0"/>
<pin id="788" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/12 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sext_ln1270_32_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_32/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln80_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="26" slack="1"/>
<pin id="797" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_4/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln1273_131_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="26" slack="1"/>
<pin id="800" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_131/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="r_V_533_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="26" slack="0"/>
<pin id="804" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_533/12 "/>
</bind>
</comp>

<comp id="807" class="1004" name="ret_V_242_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="54" slack="0"/>
<pin id="809" dir="0" index="1" bw="54" slack="0"/>
<pin id="810" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_242/12 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_477_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="54" slack="0"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="0" index="3" bw="7" slack="0"/>
<pin id="818" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_477/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="lhs_V_4_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="54" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/12 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sext_ln1270_34_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="2"/>
<pin id="833" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_34/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln80_5_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="26" slack="1"/>
<pin id="836" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_5/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1273_132_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="26" slack="1"/>
<pin id="839" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_132/12 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_536_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="26" slack="0"/>
<pin id="843" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_536/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="ret_V_243_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="54" slack="0"/>
<pin id="848" dir="0" index="1" bw="54" slack="0"/>
<pin id="849" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_243/12 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_478_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="54" slack="0"/>
<pin id="855" dir="0" index="2" bw="6" slack="0"/>
<pin id="856" dir="0" index="3" bw="7" slack="0"/>
<pin id="857" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_478/12 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln1270_37_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="2"/>
<pin id="864" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_37/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="r_V_538_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="0" index="1" bw="16" slack="0"/>
<pin id="868" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_538/12 "/>
</bind>
</comp>

<comp id="871" class="1004" name="x_dim_mean_term_6_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="26" slack="0"/>
<pin id="873" dir="0" index="1" bw="48" slack="0"/>
<pin id="874" dir="0" index="2" bw="6" slack="0"/>
<pin id="875" dir="0" index="3" bw="7" slack="0"/>
<pin id="876" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_6/12 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sext_ln80_6_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="26" slack="0"/>
<pin id="883" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_6/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sext_ln1270_39_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="2"/>
<pin id="887" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_39/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="r_V_541_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="0" index="1" bw="16" slack="0"/>
<pin id="891" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_541/12 "/>
</bind>
</comp>

<comp id="894" class="1004" name="x_dim_mean_term_7_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="26" slack="0"/>
<pin id="896" dir="0" index="1" bw="48" slack="0"/>
<pin id="897" dir="0" index="2" bw="6" slack="0"/>
<pin id="898" dir="0" index="3" bw="7" slack="0"/>
<pin id="899" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_dim_mean_term_7/12 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln80_7_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="26" slack="0"/>
<pin id="906" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_7/12 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln813_36_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="28" slack="1"/>
<pin id="910" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_36/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln813_40_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="26" slack="0"/>
<pin id="913" dir="0" index="1" bw="26" slack="0"/>
<pin id="914" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_40/12 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln813_37_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="27" slack="0"/>
<pin id="919" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_37/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln813_41_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="26" slack="0"/>
<pin id="923" dir="0" index="1" bw="26" slack="0"/>
<pin id="924" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_41/12 "/>
</bind>
</comp>

<comp id="927" class="1004" name="sext_ln813_38_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="27" slack="0"/>
<pin id="929" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_38/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln813_42_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="27" slack="0"/>
<pin id="933" dir="0" index="1" bw="27" slack="0"/>
<pin id="934" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_42/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln813_39_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="28" slack="0"/>
<pin id="939" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_39/12 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln813_43_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="28" slack="0"/>
<pin id="943" dir="0" index="1" bw="28" slack="0"/>
<pin id="944" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_43/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln70_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="11"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="lhs_V_5_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="54" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="1"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/13 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sext_ln1270_36_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="3"/>
<pin id="968" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_36/13 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln1273_133_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="26" slack="1"/>
<pin id="971" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_133/13 "/>
</bind>
</comp>

<comp id="972" class="1004" name="r_V_539_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="26" slack="0"/>
<pin id="975" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_539/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="ret_V_244_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="54" slack="0"/>
<pin id="980" dir="0" index="1" bw="54" slack="0"/>
<pin id="981" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_244/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_479_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="54" slack="0"/>
<pin id="987" dir="0" index="2" bw="6" slack="0"/>
<pin id="988" dir="0" index="3" bw="7" slack="0"/>
<pin id="989" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_479/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="lhs_V_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="54" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="0" index="2" bw="1" slack="0"/>
<pin id="998" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln1270_38_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="3"/>
<pin id="1004" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_38/13 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sext_ln1273_134_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="26" slack="1"/>
<pin id="1007" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_134/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="r_V_542_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="0" index="1" bw="26" slack="0"/>
<pin id="1011" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_542/13 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="ret_V_245_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="54" slack="0"/>
<pin id="1016" dir="0" index="1" bw="54" slack="0"/>
<pin id="1017" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_245/13 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="trunc_ln1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="54" slack="0"/>
<pin id="1023" dir="0" index="2" bw="6" slack="0"/>
<pin id="1024" dir="0" index="3" bw="7" slack="0"/>
<pin id="1025" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/13 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln813_40_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="29" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_40/13 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln813_44_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="0"/>
<pin id="1035" dir="0" index="1" bw="29" slack="0"/>
<pin id="1036" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_44/13 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln813_45_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_45/13 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="mrv_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="64" slack="0"/>
<pin id="1047" dir="0" index="1" bw="32" slack="0"/>
<pin id="1048" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="mrv_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="return_ln138_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="0"/>
<pin id="1059" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln138/13 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="trunc_ln_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="59" slack="1"/>
<pin id="1063" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1066" class="1005" name="dim_block_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="0"/>
<pin id="1068" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="dim_block "/>
</bind>
</comp>

<comp id="1071" class="1005" name="icmp_ln70_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="sext_ln70_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="1"/>
<pin id="1077" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln70 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="inout2_addr_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="256" slack="1"/>
<pin id="1082" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout2_addr "/>
</bind>
</comp>

<comp id="1085" class="1005" name="x_dim_V_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_V "/>
</bind>
</comp>

<comp id="1092" class="1005" name="x_dim_V_61_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="2"/>
<pin id="1094" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_dim_V_61 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="x_dim_V_62_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="2"/>
<pin id="1101" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_dim_V_62 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="x_dim_V_56_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_V_56 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="x_dim_V_57_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_V_57 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="x_dim_V_58_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_V_58 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="x_dim_V_59_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_V_59 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="x_dim_V_60_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_V_60 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1146" class="1005" name="r_V_524_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="54" slack="1"/>
<pin id="1148" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="r_V_524 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="r_V_527_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="54" slack="1"/>
<pin id="1153" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="r_V_527 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="x_dim_mean_term_3_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="26" slack="1"/>
<pin id="1158" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_mean_term_3 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="x_dim_mean_term_4_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="26" slack="1"/>
<pin id="1163" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_mean_term_4 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="x_dim_mean_term_5_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="26" slack="1"/>
<pin id="1169" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_mean_term_5 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln813_39_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="28" slack="1"/>
<pin id="1175" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_39 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_478_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_478 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="x_dim_mean_term_6_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="26" slack="1"/>
<pin id="1185" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_mean_term_6 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="x_dim_mean_term_7_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="26" slack="1"/>
<pin id="1190" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="x_dim_mean_term_7 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="add_ln813_43_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="29" slack="1"/>
<pin id="1195" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_43 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="add_ln813_44_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="0"/>
<pin id="1200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln813_44 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="add_ln813_45_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln813_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="72" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="72" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="72" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="275"><net_src comp="264" pin="6"/><net_sink comp="260" pin=0"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="280" pin=4"/></net>

<net id="290"><net_src comp="280" pin="6"/><net_sink comp="276" pin=0"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="291" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="315"><net_src comp="295" pin="6"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="331" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="138" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="138" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="353" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="132" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="399"><net_src comp="280" pin="6"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="280" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="305" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="427"><net_src comp="151" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="151" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="151" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="151" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="151" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="88" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="90" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="76" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="151" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="92" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="94" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="151" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="494"><net_src comp="76" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="151" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="102" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="104" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="108" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="110" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="523"><net_src comp="510" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="510" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="498" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="112" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="108" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="114" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="104" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="106" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="108" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="110" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="556" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="556" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="544" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="104" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="106" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="108" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="110" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="592" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="580" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="104" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="106" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="108" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="110" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="625" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="104" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="106" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="108" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="110" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="665"><net_src comp="658" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="104" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="673"><net_src comp="106" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="110" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="681"><net_src comp="520" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="566" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="602" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="635" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="683" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="116" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="118" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="721"><net_src comp="112" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="114" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="730"><net_src comp="116" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="715" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="118" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="744"><net_src comp="112" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="733" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="108" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="114" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="753"><net_src comp="116" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="738" pin="4"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="118" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="766"><net_src comp="756" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="748" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="112" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="108" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="114" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="789"><net_src comp="116" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="774" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="118" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="805"><net_src comp="792" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="784" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="819"><net_src comp="112" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="108" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="114" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="828"><net_src comp="116" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="813" pin="4"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="118" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="844"><net_src comp="831" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="823" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="858"><net_src comp="112" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="108" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="114" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="104" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="877"><net_src comp="106" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="108" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="110" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="884"><net_src comp="871" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="104" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="900"><net_src comp="106" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="108" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="903"><net_src comp="110" pin="0"/><net_sink comp="894" pin=3"/></net>

<net id="907"><net_src comp="894" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="915"><net_src comp="795" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="834" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="881" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="904" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="917" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="908" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="276" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="957"><net_src comp="947" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="958"><net_src comp="947" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="964"><net_src comp="116" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="118" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="976"><net_src comp="966" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="959" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="990"><net_src comp="112" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="978" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="108" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="993"><net_src comp="114" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="999"><net_src comp="116" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="984" pin="4"/><net_sink comp="994" pin=1"/></net>

<net id="1001"><net_src comp="118" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1012"><net_src comp="1002" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="994" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1026"><net_src comp="112" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="108" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1029"><net_src comp="114" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1037"><net_src comp="321" pin="6"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1020" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="335" pin="6"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="130" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1033" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1039" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="385" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1069"><net_src comp="395" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1074"><net_src comp="401" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="407" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1083"><net_src comp="410" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="1088"><net_src comp="424" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="1095"><net_src comp="428" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1098"><net_src comp="1092" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1102"><net_src comp="438" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1109"><net_src comp="448" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1112"><net_src comp="1106" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="1116"><net_src comp="458" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="1123"><net_src comp="468" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1126"><net_src comp="1120" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1130"><net_src comp="478" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1133"><net_src comp="1127" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="1137"><net_src comp="488" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1140"><net_src comp="1134" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1144"><net_src comp="534" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1149"><net_src comp="574" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1154"><net_src comp="610" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1159"><net_src comp="625" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1164"><net_src comp="648" pin="4"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1170"><net_src comp="667" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1176"><net_src comp="697" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1181"><net_src comp="852" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1186"><net_src comp="871" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1191"><net_src comp="894" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1196"><net_src comp="941" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1201"><net_src comp="1033" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1206"><net_src comp="1039" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="335" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {}
	Port: x_patch_data_M_elems_V1 | {13 }
	Port: x_patch_data_M_elems_V_12 | {13 }
	Port: x_patch_data_M_elems_V_23 | {13 }
	Port: x_patch_data_M_elems_V_34 | {13 }
	Port: x_patch_data_M_elems_V_45 | {13 }
	Port: x_patch_data_M_elems_V_56 | {13 }
	Port: x_patch_data_M_elems_V_67 | {13 }
	Port: x_patch_data_M_elems_V_78 | {13 }
 - Input state : 
	Port: layernorm_accumulate : inout2 | {3 4 5 6 7 8 9 10 }
	Port: layernorm_accumulate : patch | {2 }
	Port: layernorm_accumulate : x | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln138 : 1
		zext_ln138_2 : 1
		sub_ln138 : 2
		sext_ln138 : 3
		add_ln138 : 4
		trunc_ln : 5
		dim_block : 1
		icmp_ln70 : 1
		br_ln70 : 2
	State 3
		inout2_addr : 1
		empty : 2
	State 4
		inout2_addr_phi_idx : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		inout2_addr_1_read : 1
		x_dim_V : 1
		x_dim_V_61 : 1
		x_dim_V_62 : 1
		x_dim_V_56 : 1
		x_dim_V_57 : 1
		x_dim_V_58 : 1
		x_dim_V_59 : 1
		x_dim_V_60 : 1
	State 11
		r_V_520 : 1
		x_dim_mean_term : 2
		sext_ln80 : 3
		sext_ln1273 : 3
		r_V_521 : 4
		tmp : 5
		r_V_523 : 1
		x_dim_mean_term_1 : 2
		sext_ln80_1 : 3
		sext_ln1273_128 : 3
		r_V_524 : 4
		r_V_526 : 1
		x_dim_mean_term_2 : 2
		sext_ln80_2 : 3
		sext_ln1273_129 : 3
		r_V_527 : 4
		r_V_529 : 1
		x_dim_mean_term_3 : 2
		sext_ln80_3 : 3
		r_V_532 : 1
		x_dim_mean_term_4 : 2
		r_V_535 : 1
		x_dim_mean_term_5 : 2
		add_ln813 : 4
		sext_ln813 : 5
		add_ln813_38 : 4
		sext_ln813_35 : 5
		add_ln813_39 : 6
	State 12
		ret_V : 1
		tmp_s : 2
		lhs_V_1 : 3
		ret_V_240 : 4
		tmp_475 : 5
		lhs_V_2 : 6
		r_V_530 : 1
		ret_V_241 : 7
		tmp_476 : 8
		lhs_V_3 : 9
		r_V_533 : 1
		ret_V_242 : 10
		tmp_477 : 11
		lhs_V_4 : 12
		r_V_536 : 1
		ret_V_243 : 13
		tmp_478 : 14
		r_V_538 : 1
		x_dim_mean_term_6 : 2
		sext_ln80_6 : 3
		r_V_541 : 1
		x_dim_mean_term_7 : 2
		sext_ln80_7 : 3
		add_ln813_40 : 1
		sext_ln813_37 : 2
		add_ln813_41 : 4
		sext_ln813_38 : 5
		add_ln813_42 : 6
		sext_ln813_39 : 7
		add_ln813_43 : 8
	State 13
		r_V_539 : 1
		ret_V_244 : 2
		tmp_479 : 3
		lhs_V_6 : 4
		r_V_542 : 1
		ret_V_245 : 5
		trunc_ln1 : 6
		x_patch_data_M_elems_V1_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_12_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_23_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_34_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_45_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_56_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_67_addr : 1
		store_ln84 : 2
		x_patch_data_M_elems_V_78_addr : 1
		store_ln84 : 2
		add_ln813_44 : 1
		add_ln813_45 : 7
		mrv : 2
		mrv_1 : 8
		return_ln138 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln138_fu_379        |    0    |    0    |    71   |
|          |        dim_block_fu_395        |    0    |    0    |    12   |
|          |        add_ln813_fu_677        |    0    |    0    |    33   |
|          |       add_ln813_38_fu_687      |    0    |    0    |    33   |
|          |       add_ln813_39_fu_697      |    0    |    0    |    34   |
|          |          ret_V_fu_710          |    0    |    0    |    61   |
|          |        ret_V_240_fu_733        |    0    |    0    |    61   |
|          |        ret_V_241_fu_768        |    0    |    0    |    61   |
|    add   |        ret_V_242_fu_807        |    0    |    0    |    61   |
|          |        ret_V_243_fu_846        |    0    |    0    |    61   |
|          |       add_ln813_40_fu_911      |    0    |    0    |    33   |
|          |       add_ln813_41_fu_921      |    0    |    0    |    33   |
|          |       add_ln813_42_fu_931      |    0    |    0    |    34   |
|          |       add_ln813_43_fu_941      |    0    |    0    |    35   |
|          |        ret_V_244_fu_978        |    0    |    0    |    61   |
|          |        ret_V_245_fu_1014       |    0    |    0    |    61   |
|          |      add_ln813_44_fu_1033      |    0    |    0    |    39   |
|          |      add_ln813_45_fu_1039      |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|          |         r_V_520_fu_504         |    2    |    0    |    20   |
|          |         r_V_521_fu_528         |    2    |    0    |    20   |
|          |         r_V_523_fu_550         |    2    |    0    |    20   |
|          |         r_V_524_fu_574         |    2    |    0    |    20   |
|          |         r_V_526_fu_586         |    2    |    0    |    20   |
|          |         r_V_527_fu_610         |    2    |    0    |    20   |
|          |         r_V_529_fu_619         |    2    |    0    |    20   |
|    mul   |         r_V_532_fu_642         |    2    |    0    |    20   |
|          |         r_V_535_fu_661         |    2    |    0    |    20   |
|          |         r_V_530_fu_762         |    2    |    0    |    20   |
|          |         r_V_533_fu_801         |    2    |    0    |    20   |
|          |         r_V_536_fu_840         |    2    |    0    |    20   |
|          |         r_V_538_fu_865         |    2    |    0    |    20   |
|          |         r_V_541_fu_888         |    2    |    0    |    20   |
|          |         r_V_539_fu_972         |    2    |    0    |    20   |
|          |         r_V_542_fu_1008        |    2    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln138_fu_369        |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln70_fu_401        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |       x_read_read_fu_132       |    0    |    0    |    0    |
|   read   |     patch_read_read_fu_138     |    0    |    0    |    0    |
|          | inout2_addr_1_read_read_fu_151 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_144       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          shl_ln_fu_345         |    0    |    0    |    0    |
|          |       shl_ln138_1_fu_357       |    0    |    0    |    0    |
|          |          lhs_V_fu_703          |    0    |    0    |    0    |
|          |         lhs_V_1_fu_725         |    0    |    0    |    0    |
|bitconcatenate|         lhs_V_2_fu_748         |    0    |    0    |    0    |
|          |         lhs_V_3_fu_784         |    0    |    0    |    0    |
|          |         lhs_V_4_fu_823         |    0    |    0    |    0    |
|          |         lhs_V_5_fu_959         |    0    |    0    |    0    |
|          |         lhs_V_6_fu_994         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln138_fu_353       |    0    |    0    |    0    |
|   zext   |       zext_ln138_2_fu_365      |    0    |    0    |    0    |
|          |        zext_ln70_fu_947        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln138_fu_375       |    0    |    0    |    0    |
|          |        sext_ln70_fu_407        |    0    |    0    |    0    |
|          |       sext_ln1270_fu_498       |    0    |    0    |    0    |
|          |      sext_ln1270_25_fu_501     |    0    |    0    |    0    |
|          |        sext_ln80_fu_520        |    0    |    0    |    0    |
|          |       sext_ln1273_fu_524       |    0    |    0    |    0    |
|          |      sext_ln1270_26_fu_544     |    0    |    0    |    0    |
|          |      sext_ln1270_27_fu_547     |    0    |    0    |    0    |
|          |       sext_ln80_1_fu_566       |    0    |    0    |    0    |
|          |     sext_ln1273_128_fu_570     |    0    |    0    |    0    |
|          |      sext_ln1270_28_fu_580     |    0    |    0    |    0    |
|          |      sext_ln1270_29_fu_583     |    0    |    0    |    0    |
|          |       sext_ln80_2_fu_602       |    0    |    0    |    0    |
|          |     sext_ln1273_129_fu_606     |    0    |    0    |    0    |
|          |      sext_ln1270_31_fu_616     |    0    |    0    |    0    |
|          |       sext_ln80_3_fu_635       |    0    |    0    |    0    |
|          |      sext_ln1270_33_fu_639     |    0    |    0    |    0    |
|          |      sext_ln1270_35_fu_658     |    0    |    0    |    0    |
|          |        sext_ln813_fu_683       |    0    |    0    |    0    |
|          |      sext_ln813_35_fu_693      |    0    |    0    |    0    |
|   sext   |      sext_ln1270_30_fu_756     |    0    |    0    |    0    |
|          |     sext_ln1273_130_fu_759     |    0    |    0    |    0    |
|          |      sext_ln1270_32_fu_792     |    0    |    0    |    0    |
|          |       sext_ln80_4_fu_795       |    0    |    0    |    0    |
|          |     sext_ln1273_131_fu_798     |    0    |    0    |    0    |
|          |      sext_ln1270_34_fu_831     |    0    |    0    |    0    |
|          |       sext_ln80_5_fu_834       |    0    |    0    |    0    |
|          |     sext_ln1273_132_fu_837     |    0    |    0    |    0    |
|          |      sext_ln1270_37_fu_862     |    0    |    0    |    0    |
|          |       sext_ln80_6_fu_881       |    0    |    0    |    0    |
|          |      sext_ln1270_39_fu_885     |    0    |    0    |    0    |
|          |       sext_ln80_7_fu_904       |    0    |    0    |    0    |
|          |      sext_ln813_36_fu_908      |    0    |    0    |    0    |
|          |      sext_ln813_37_fu_917      |    0    |    0    |    0    |
|          |      sext_ln813_38_fu_927      |    0    |    0    |    0    |
|          |      sext_ln813_39_fu_937      |    0    |    0    |    0    |
|          |      sext_ln1270_36_fu_966     |    0    |    0    |    0    |
|          |     sext_ln1273_133_fu_969     |    0    |    0    |    0    |
|          |     sext_ln1270_38_fu_1002     |    0    |    0    |    0    |
|          |     sext_ln1273_134_fu_1005    |    0    |    0    |    0    |
|          |      sext_ln813_40_fu_1030     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         trunc_ln_fu_385        |    0    |    0    |    0    |
|          |        x_dim_V_61_fu_428       |    0    |    0    |    0    |
|          |        x_dim_V_62_fu_438       |    0    |    0    |    0    |
|          |        x_dim_V_56_fu_448       |    0    |    0    |    0    |
|          |        x_dim_V_57_fu_458       |    0    |    0    |    0    |
|          |        x_dim_V_58_fu_468       |    0    |    0    |    0    |
|          |        x_dim_V_59_fu_478       |    0    |    0    |    0    |
|          |        x_dim_V_60_fu_488       |    0    |    0    |    0    |
|          |     x_dim_mean_term_fu_510     |    0    |    0    |    0    |
|          |           tmp_fu_534           |    0    |    0    |    0    |
|          |    x_dim_mean_term_1_fu_556    |    0    |    0    |    0    |
|partselect|    x_dim_mean_term_2_fu_592    |    0    |    0    |    0    |
|          |    x_dim_mean_term_3_fu_625    |    0    |    0    |    0    |
|          |    x_dim_mean_term_4_fu_648    |    0    |    0    |    0    |
|          |    x_dim_mean_term_5_fu_667    |    0    |    0    |    0    |
|          |          tmp_s_fu_715          |    0    |    0    |    0    |
|          |         tmp_475_fu_738         |    0    |    0    |    0    |
|          |         tmp_476_fu_774         |    0    |    0    |    0    |
|          |         tmp_477_fu_813         |    0    |    0    |    0    |
|          |         tmp_478_fu_852         |    0    |    0    |    0    |
|          |    x_dim_mean_term_6_fu_871    |    0    |    0    |    0    |
|          |    x_dim_mean_term_7_fu_894    |    0    |    0    |    0    |
|          |         tmp_479_fu_984         |    0    |    0    |    0    |
|          |        trunc_ln1_fu_1020       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |         x_dim_V_fu_424         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_1045          |    0    |    0    |    0    |
|          |          mrv_1_fu_1051         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  return  |      return_ln138_fu_1057      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    32   |    0    |   1177  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln813_39_reg_1173     |   28   |
|      add_ln813_43_reg_1193     |   29   |
|      add_ln813_44_reg_1198     |   32   |
|      add_ln813_45_reg_1203     |   32   |
|       dim_block48_reg_276      |    5   |
|       dim_block_reg_1066       |    5   |
|         do_init_reg_260        |    1   |
|       icmp_ln70_reg_1071       |    1   |
|   inout2_addr_phi_idx_reg_305  |   64   |
|      inout2_addr_reg_1080      |   256  |
| inout2_addr_rewind_idx_reg_291 |   64   |
|  mean_V_write_assign51_reg_317 |   32   |
|mean_sq_V_write_assign49_reg_331|   32   |
|        r_V_524_reg_1146        |   54   |
|        r_V_527_reg_1151        |   54   |
|       sext_ln70_reg_1075       |   64   |
|        tmp_478_reg_1178        |   32   |
|          tmp_reg_1141          |   32   |
|        trunc_ln_reg_1061       |   59   |
|       x_dim_V_56_reg_1106      |   32   |
|       x_dim_V_57_reg_1113      |   32   |
|       x_dim_V_58_reg_1120      |   32   |
|       x_dim_V_59_reg_1127      |   32   |
|       x_dim_V_60_reg_1134      |   32   |
|       x_dim_V_61_reg_1092      |   32   |
|       x_dim_V_62_reg_1099      |   32   |
|        x_dim_V_reg_1085        |   32   |
|   x_dim_mean_term_3_reg_1156   |   26   |
|   x_dim_mean_term_4_reg_1161   |   26   |
|   x_dim_mean_term_5_reg_1167   |   26   |
|   x_dim_mean_term_6_reg_1183   |   26   |
|   x_dim_mean_term_7_reg_1188   |   26   |
+--------------------------------+--------+
|              Total             |  1262  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_144 |  p1  |   2  |  256 |   512  ||    9    |
|   do_init_reg_260   |  p0  |   2  |   1  |    2   ||    9    |
| dim_block48_reg_276 |  p0  |   2  |   5  |   10   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   524  ||  1.281  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |    0   |  1177  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |  1262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |    1   |  1262  |  1204  |
+-----------+--------+--------+--------+--------+
