(pcb D:\NextCloud\kicad\tv_disabler_main\tv_disabler_main.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  168910 -120015  60325 -120015  60325 -52705  168910 -52705
            168910 -120015)
    )
    (via "Via[0-1]_1200:800_um")
    (rule
      (width 500)
      (clearance 500.1)
      (clearance 500.1 (type default_smd))
      (clearance 125 (type smd_smd))
    )
  )
  (placement
    (component "tv_disabler_main_lib:DIP-6_296_ELL"
      (place U4 137795 -95885 front 0 (PN MOC3063M))
    )
    (component "tv_disabler_main_lib:DIP-28_296_ELL"
      (place U3 102185 -73660 front 90 (PN "ATmega8-16PU"))
    )
    (component "tv_disabler_main_lib:TO-252-2"
      (place U2 129540 -83820 front 0 (PN LM317L_TO92))
      (place U1 129540 -58420 front 0 (PN LM317L_TO92))
    )
    (component tv_disabler_main_lib:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R21 140970 -103505 front 270 (PN 330))
      (place R20 109220 -98425 front 0 (PN 330))
      (place R18 121285 -90805 front 180 (PN 180))
      (place R17 63500 -91440 front 0 (PN 470))
      (place R16 63500 -87630 front 0 (PN 470))
      (place R15 63500 -83820 front 0 (PN 470))
      (place R14 63500 -80010 front 0 (PN 470))
      (place R13 63500 -76200 front 0 (PN 470))
      (place R12 63500 -72390 front 0 (PN 470))
      (place R11 63500 -68580 front 0 (PN 470))
      (place R10 63500 -64770 front 0 (PN 470))
      (place R9 63500 -60960 front 0 (PN 470))
      (place R8 63500 -57150 front 0 (PN 470))
      (place R7 111125 -86995 front 0 (PN 220))
      (place R6 111125 -81915 front 0 (PN 3300))
      (place R5 139700 -76835 front 180 (PN 3300))
      (place R4 129540 -72390 front 0 (PN 1000))
      (place R3 85090 -95885 front 0 (PN 10000))
      (place R2 129540 -66040 front 0 (PN 1500))
      (place R1 123190 -75565 front 90 (PN 470))
    )
    (component tv_disabler_main_lib:R_Axial_Power_L50.0mm_W9.0mm_P55.88mm
      (place R19 78740 -107315 front 0 (PN 47))
    )
    (component "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (place Q1 125095 -98425 front 0 (PN "BT139-600"))
    )
    (component "Converters_DCDC_ACDC:ACDC-Conv_THTMeanWell-IRM-02-XX"
      (place PS1 146685 -91440 front 90 (PN "HLK-PM01"))
    )
    (component "tv_disabler_main_lib:2-AC"
      (place J3 67945 -105410 front 0 (PN AC_Power_Out))
      (place J1 156210 -106045 front 0 (PN AC_Power1_IN))
    )
    (component "tv_disabler_main_lib:SIP-4"
      (place J2 85090 -55245 front 180 (PN Receiver))
    )
    (component "tv_disabler_main_lib:DIP-20_296_ELL"
      (place D1 85090 -71120 front 90 (PN Led_10))
    )
    (component tv_disabler_main_lib:C_Axial_L5.1mm_D3.1mm_P12.50mm_Horizontal
      (place C3 146685 -110490 front 90 (PN 10n))
    )
    (component tv_disabler_main_lib:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (place C2 106680 -95885 front 180 (PN 100nF))
    )
    (component tv_disabler_main_lib:CP_Radial_Tantal_D5.0mm_P5.00mm
      (place C1 154940 -56515 front 180 (PN 220uF))
    )
  )
  (library
    (image "tv_disabler_main_lib:DIP-6_296_ELL"
      (outline (path signal 50  -3590 -5110  -3590 5110))
      (outline (path signal 50  3590 -5110  -3590 -5110))
      (outline (path signal 50  3590 5110  3590 -5110))
      (outline (path signal 50  -3590 5110  3590 5110))
      (outline (path signal 120  -3840 -1786.67  -3840 -5360))
      (outline (path signal 120  -3480 -1786.67  -3840 -1786.67))
      (outline (path signal 120  -3480 1786.67  -3480 -1786.67))
      (outline (path signal 120  -3840 1786.67  -3480 1786.67))
      (outline (path signal 120  -3840 5360  -3840 1786.67))
      (outline (path signal 120  3840 5360  -3840 5360))
      (outline (path signal 120  3840 -5360  3840 5360))
      (outline (path signal 120  -3840 -5360  3840 -5360))
      (pin Oval[A]Pad_1600x2200_um 3 2540 -3760)
      (pin Oval[A]Pad_1600x2200_um 4 2540 3760)
      (pin Oval[A]Pad_1600x2200_um 2 0 -3760)
      (pin Oval[A]Pad_1600x2200_um 5 0 3760)
      (pin Oval[A]Pad_1600x2200_um 1 -2540 -3760)
      (pin Oval[A]Pad_1600x2200_um 6 -2540 3760)
    )
    (image "tv_disabler_main_lib:DIP-28_296_ELL"
      (outline (path signal 50  -17560 -5110  -17560 5110))
      (outline (path signal 50  17560 -5110  -17560 -5110))
      (outline (path signal 50  17560 5110  17560 -5110))
      (outline (path signal 50  -17560 5110  17560 5110))
      (outline (path signal 120  -17810 -1786.67  -17810 -5360))
      (outline (path signal 120  -17450 -1786.67  -17810 -1786.67))
      (outline (path signal 120  -17450 1786.67  -17450 -1786.67))
      (outline (path signal 120  -17810 1786.67  -17450 1786.67))
      (outline (path signal 120  -17810 5360  -17810 1786.67))
      (outline (path signal 120  17810 5360  -17810 5360))
      (outline (path signal 120  17810 -5360  17810 5360))
      (outline (path signal 120  -17810 -5360  17810 -5360))
      (pin Oval[A]Pad_1600x2200_um 14 16510 -3760)
      (pin Oval[A]Pad_1600x2200_um 15 16510 3760)
      (pin Oval[A]Pad_1600x2200_um 13 13970 -3760)
      (pin Oval[A]Pad_1600x2200_um 16 13970 3760)
      (pin Oval[A]Pad_1600x2200_um 12 11430 -3760)
      (pin Oval[A]Pad_1600x2200_um 17 11430 3760)
      (pin Oval[A]Pad_1600x2200_um 11 8890 -3760)
      (pin Oval[A]Pad_1600x2200_um 18 8890 3760)
      (pin Oval[A]Pad_1600x2200_um 10 6350 -3760)
      (pin Oval[A]Pad_1600x2200_um 19 6350 3760)
      (pin Oval[A]Pad_1600x2200_um 9 3810 -3760)
      (pin Oval[A]Pad_1600x2200_um 20 3810 3760)
      (pin Oval[A]Pad_1600x2200_um 8 1270 -3760)
      (pin Oval[A]Pad_1600x2200_um 21 1270 3760)
      (pin Oval[A]Pad_1600x2200_um 7 -1270 -3760)
      (pin Oval[A]Pad_1600x2200_um 22 -1270 3760)
      (pin Oval[A]Pad_1600x2200_um 6 -3810 -3760)
      (pin Oval[A]Pad_1600x2200_um 23 -3810 3760)
      (pin Oval[A]Pad_1600x2200_um 5 -6350 -3760)
      (pin Oval[A]Pad_1600x2200_um 24 -6350 3760)
      (pin Oval[A]Pad_1600x2200_um 4 -8890 -3760)
      (pin Oval[A]Pad_1600x2200_um 25 -8890 3760)
      (pin Oval[A]Pad_1600x2200_um 3 -11430 -3760)
      (pin Oval[A]Pad_1600x2200_um 26 -11430 3760)
      (pin Oval[A]Pad_1600x2200_um 2 -13970 -3760)
      (pin Oval[A]Pad_1600x2200_um 27 -13970 3760)
      (pin Oval[A]Pad_1600x2200_um 1 -16510 -3760)
      (pin Oval[A]Pad_1600x2200_um 28 -16510 3760)
    )
    (image "tv_disabler_main_lib:TO-252-2"
      (outline (path signal 100  3950 2700  4950 2700))
      (outline (path signal 100  4950 2700  4950 -2700))
      (outline (path signal 100  4950 -2700  3950 -2700))
      (outline (path signal 100  3950 3250  3950 -3250))
      (outline (path signal 100  3950 -3250  -2270 -3250))
      (outline (path signal 100  -2270 -3250  -2270 2250))
      (outline (path signal 100  -2270 2250  -1270 3250))
      (outline (path signal 100  -1270 3250  3950 3250))
      (outline (path signal 100  -1865 2655  -4970 2655))
      (outline (path signal 100  -4970 2655  -4970 1905))
      (outline (path signal 100  -4970 1905  -2270 1905))
      (outline (path signal 100  -2270 -1905  -4970 -1905))
      (outline (path signal 100  -4970 -1905  -4970 -2655))
      (outline (path signal 100  -4970 -2655  -2270 -2655))
      (outline (path signal 120  -970 3450  -2470 3450))
      (outline (path signal 120  -2470 3450  -2470 3180))
      (outline (path signal 120  -2470 3180  -5300 3180))
      (outline (path signal 120  -970 -3450  -2470 -3450))
      (outline (path signal 120  -2470 -3450  -2470 -3180))
      (outline (path signal 120  -2470 -3180  -3570 -3180))
      (outline (path signal 50  -5550 3500  -5550 -3500))
      (outline (path signal 50  -5550 -3500  5550 -3500))
      (outline (path signal 50  5550 -3500  5550 3500))
      (outline (path signal 50  5550 3500  -5550 3500))
      (pin Rect[T]Pad_2200x1200_um 1 -4200 2280)
      (pin Rect[T]Pad_2200x1200_um 3 -4200 -2280)
      (pin Rect[T]Pad_12400x5800_um 2 5100 0)
      (pin Rect[T]Pad_3050x2750_um 2@1 3775 -1525)
      (pin Rect[T]Pad_3050x2750_um 2@2 425 1525)
      (pin Rect[T]Pad_3050x2750_um 2@3 3775 1525)
      (pin Rect[T]Pad_3050x2750_um 2@4 425 -1525)
    )
    (image tv_disabler_main_lib:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 10160 0)
    )
    (image tv_disabler_main_lib:R_Axial_Power_L50.0mm_W9.0mm_P55.88mm
      (outline (path signal 100  2940 4500  2940 -4500))
      (outline (path signal 100  2940 -4500  52940 -4500))
      (outline (path signal 100  52940 -4500  52940 4500))
      (outline (path signal 100  52940 4500  2940 4500))
      (outline (path signal 100  0 0  2940 0))
      (outline (path signal 100  55880 0  52940 0))
      (outline (path signal 120  2880 4560  2880 -4560))
      (outline (path signal 120  2880 -4560  53000 -4560))
      (outline (path signal 120  53000 -4560  53000 4560))
      (outline (path signal 120  53000 4560  2880 4560))
      (outline (path signal 120  1380 0  2880 0))
      (outline (path signal 120  54500 0  53000 0))
      (outline (path signal 50  -1450 4850  -1450 -4850))
      (outline (path signal 50  -1450 -4850  57350 -4850))
      (outline (path signal 50  57350 -4850  57350 4850))
      (outline (path signal 50  57350 4850  -1450 4850))
      (pin Round[A]Pad_2500_um 1 0 0)
      (pin Oval[A]Pad_2500x2400_um 2 55880 0)
    )
    (image "TO_SOT_Packages_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image "Converters_DCDC_ACDC:ACDC-Conv_THTMeanWell-IRM-02-XX"
      (outline (path signal 50  -3100 -18950  -3100 3750))
      (outline (path signal 50  -3100 3750  31100 3750))
      (outline (path signal 50  31100 -18950  31100 3750))
      (outline (path signal 50  -3100 -18950  31100 -18950))
      (outline (path signal 120  -2970 -18820  -2970 3620))
      (outline (path signal 120  30970 3620  30970 -18820))
      (outline (path signal 120  -2970 3620  30970 3620))
      (outline (path signal 120  -2970 -18820  30970 -18820))
      (outline (path signal 100  -2850 -18700  30850 -18700))
      (outline (path signal 100  30850 -18700  30850 3500))
      (outline (path signal 100  -2850 -18700  -2850 3500))
      (outline (path signal 100  1000 3500  30850 3500))
      (outline (path signal 100  -1000 3500  -2850 3500))
      (outline (path signal 100  0 2500  -1000 3500))
      (outline (path signal 100  1000 3500  0 2500))
      (outline (path signal 120  -2000 3950  4000 3950))
      (pin Round[A]Pad_2300_um 3 28000 0)
      (pin Rect[A]Pad_2300x2000_um 1 0 0)
      (pin Round[A]Pad_2300_um 2 0 -15200)
      (pin Round[A]Pad_2300_um 4 28000 -7600)
    )
    (image "tv_disabler_main_lib:2-AC"
      (outline (path signal 150  -5200 -12100  -5200 10100))
      (outline (path signal 150  5300 -12100  -5200 -12100))
      (outline (path signal 150  5300 10100  5300 -12100))
      (outline (path signal 150  -5300 10100  5300 10100))
      (pin RoundRect[A]Pad_8000x8000_2007.61_um 2 -100 -7100)
      (pin RoundRect[A]Pad_8000x8000_2007.61_um 1 -100 5400)
    )
    (image "tv_disabler_main_lib:SIP-4"
      (outline (path signal 50  -4860 -1350  -4860 1350))
      (outline (path signal 50  4860 -1350  -4860 -1350))
      (outline (path signal 50  4860 1350  4860 -1350))
      (outline (path signal 50  -4860 1350  4860 1350))
      (outline (path signal 120  -2540 1600  -2540 -1600))
      (outline (path signal 120  -5110 -1600  -5110 1600))
      (outline (path signal 120  5110 -1600  -5110 -1600))
      (outline (path signal 120  5110 1600  5110 -1600))
      (outline (path signal 120  -5110 1600  5110 1600))
      (pin Oval[A]Pad_1600x2200_um 4 3810 0)
      (pin Oval[A]Pad_1600x2200_um 3 1270 0)
      (pin Oval[A]Pad_1600x2200_um 2 -1270 0)
      (pin Oval[A]Pad_1600x2200_um 1 -3810 0)
    )
    (image "tv_disabler_main_lib:DIP-20_296_ELL"
      (outline (path signal 50  -12480 -5110  -12480 5110))
      (outline (path signal 50  12480 -5110  -12480 -5110))
      (outline (path signal 50  12480 5110  12480 -5110))
      (outline (path signal 50  -12480 5110  12480 5110))
      (outline (path signal 120  -12730 -1786.67  -12730 -5360))
      (outline (path signal 120  -12370 -1786.67  -12730 -1786.67))
      (outline (path signal 120  -12370 1786.67  -12370 -1786.67))
      (outline (path signal 120  -12730 1786.67  -12370 1786.67))
      (outline (path signal 120  -12730 5360  -12730 1786.67))
      (outline (path signal 120  12730 5360  -12730 5360))
      (outline (path signal 120  12730 -5360  12730 5360))
      (outline (path signal 120  -12730 -5360  12730 -5360))
      (pin Oval[A]Pad_1600x2200_um 10 11430 -3760)
      (pin Oval[A]Pad_1600x2200_um 11 11430 3760)
      (pin Oval[A]Pad_1600x2200_um 9 8890 -3760)
      (pin Oval[A]Pad_1600x2200_um 12 8890 3760)
      (pin Oval[A]Pad_1600x2200_um 8 6350 -3760)
      (pin Oval[A]Pad_1600x2200_um 13 6350 3760)
      (pin Oval[A]Pad_1600x2200_um 7 3810 -3760)
      (pin Oval[A]Pad_1600x2200_um 14 3810 3760)
      (pin Oval[A]Pad_1600x2200_um 6 1270 -3760)
      (pin Oval[A]Pad_1600x2200_um 15 1270 3760)
      (pin Oval[A]Pad_1600x2200_um 5 -1270 -3760)
      (pin Oval[A]Pad_1600x2200_um 16 -1270 3760)
      (pin Oval[A]Pad_1600x2200_um 4 -3810 -3760)
      (pin Oval[A]Pad_1600x2200_um 17 -3810 3760)
      (pin Oval[A]Pad_1600x2200_um 3 -6350 -3760)
      (pin Oval[A]Pad_1600x2200_um 18 -6350 3760)
      (pin Oval[A]Pad_1600x2200_um 2 -8890 -3760)
      (pin Oval[A]Pad_1600x2200_um 19 -8890 3760)
      (pin Oval[A]Pad_1600x2200_um 1 -11430 -3760)
      (pin Oval[A]Pad_1600x2200_um 20 -11430 3760)
    )
    (image tv_disabler_main_lib:C_Axial_L5.1mm_D3.1mm_P12.50mm_Horizontal
      (outline (path signal 100  3700 1550  3700 -1550))
      (outline (path signal 100  3700 -1550  8800 -1550))
      (outline (path signal 100  8800 -1550  8800 1550))
      (outline (path signal 100  8800 1550  3700 1550))
      (outline (path signal 100  0 0  3700 0))
      (outline (path signal 100  12500 0  8800 0))
      (outline (path signal 120  3640 1610  3640 -1610))
      (outline (path signal 120  3640 -1610  8860 -1610))
      (outline (path signal 120  8860 -1610  8860 1610))
      (outline (path signal 120  8860 1610  3640 1610))
      (outline (path signal 120  980 0  3640 0))
      (outline (path signal 120  11520 0  8860 0))
      (outline (path signal 50  -1050 1900  -1050 -1900))
      (outline (path signal 50  -1050 -1900  13550 -1900))
      (outline (path signal 50  13550 -1900  13550 1900))
      (outline (path signal 50  13550 1900  -1050 1900))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 12500 0)
    )
    (image tv_disabler_main_lib:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 120  1790 1360  1790 -1360))
      (outline (path signal 120  1790 -1360  5710 -1360))
      (outline (path signal 120  5710 -1360  5710 1360))
      (outline (path signal 120  5710 1360  1790 1360))
      (outline (path signal 120  980 0  1790 0))
      (outline (path signal 120  6520 0  5710 0))
      (outline (path signal 50  -1050 1650  -1050 -1650))
      (outline (path signal 50  -1050 -1650  8550 -1650))
      (outline (path signal 50  8550 -1650  8550 1650))
      (outline (path signal 50  8550 1650  -1050 1650))
      (pin Round[A]Pad_2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 7500 0)
    )
    (image tv_disabler_main_lib:CP_Radial_Tantal_D5.0mm_P5.00mm
      (outline (path signal 100  5000 0  4921.46 -621.725  4690.77 -1204.38  4322.42 -1711.37
            3839.57 -2110.82  3272.54 -2377.64  2656.98 -2495.07  2031.55 -2455.72
            1435.55 -2262.07  906.44 -1926.28  477.458 -1469.46  175.559 -920.311
            19.713 -313.333  19.713 313.333  175.559 920.311  477.458 1469.46
            906.44 1926.28  1435.55 2262.07  2031.55 2455.72  2656.98 2495.07
            3272.54 2377.64  3839.57 2110.82  4322.42 1711.37  4690.77 1204.38
            4921.46 621.725  5000 0))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1050 2850  -1050 -2850))
      (outline (path signal 50  -1050 -2850  6050 -2850))
      (outline (path signal 50  6050 -2850  6050 2850))
      (outline (path signal 50  6050 2850  -1050 2850))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5000 0)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2300_um
      (shape (circle F.Cu 2300))
      (shape (circle B.Cu 2300))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x2200_um
      (shape (path F.Cu 1600  0 -300  0 300))
      (shape (path B.Cu 1600  0 -300  0 300))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2500x2400_um
      (shape (path F.Cu 2400  -50 0  50 0))
      (shape (path B.Cu 2400  -50 0  50 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_8000x8000_2007.61_um
      (shape (polygon F.Cu 0  2348.62 3977.11  2686.64 3886.54  3003.8 3738.64  3290.47 3537.92
            3537.92 3290.47  3738.64 3003.81  3886.54 2686.64  3977.11 2348.62
            4007.61 2000  4007.61 -2000  3977.11 -2348.62  3886.54 -2686.64
            3738.64 -3003.8  3537.92 -3290.47  3290.47 -3537.92  3003.81 -3738.64
            2686.64 -3886.54  2348.62 -3977.11  2000 -4007.61  -2000 -4007.61
            -2348.62 -3977.11  -2686.64 -3886.54  -3003.8 -3738.64  -3290.47 -3537.92
            -3537.92 -3290.47  -3738.64 -3003.81  -3886.54 -2686.64  -3977.11 -2348.62
            -4007.61 -2000  -4007.61 2000  -3977.11 2348.62  -3886.54 2686.64
            -3738.64 3003.8  -3537.92 3290.47  -3290.47 3537.92  -3003.81 3738.64
            -2686.64 3886.54  -2348.62 3977.11  -2000 4007.61  2000 4007.61
            2348.62 3977.11))
      (shape (polygon B.Cu 0  2348.62 3977.11  2686.64 3886.54  3003.8 3738.64  3290.47 3537.92
            3537.92 3290.47  3738.64 3003.81  3886.54 2686.64  3977.11 2348.62
            4007.61 2000  4007.61 -2000  3977.11 -2348.62  3886.54 -2686.64
            3738.64 -3003.8  3537.92 -3290.47  3290.47 -3537.92  3003.81 -3738.64
            2686.64 -3886.54  2348.62 -3977.11  2000 -4007.61  -2000 -4007.61
            -2348.62 -3977.11  -2686.64 -3886.54  -3003.8 -3738.64  -3290.47 -3537.92
            -3537.92 -3290.47  -3738.64 -3003.81  -3886.54 -2686.64  -3977.11 -2348.62
            -4007.61 -2000  -4007.61 2000  -3977.11 2348.62  -3886.54 2686.64
            -3738.64 3003.8  -3537.92 3290.47  -3290.47 3537.92  -3003.81 3738.64
            -2686.64 3886.54  -2348.62 3977.11  -2000 4007.61  2000 4007.61
            2348.62 3977.11))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1200_um
      (shape (rect F.Cu -1100 -600 1100 600))
      (attach off)
    )
    (padstack Rect[A]Pad_2300x2000_um
      (shape (rect F.Cu -1150 -1000 1150 1000))
      (shape (rect B.Cu -1150 -1000 1150 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_3050x2750_um
      (shape (rect F.Cu -1525 -1375 1525 1375))
      (attach off)
    )
    (padstack Rect[T]Pad_12400x5800_um
      (shape (rect F.Cu -6200 -2900 6200 2900))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_1200:800_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins U2-3 U1-3 PS1-4 C1-1)
    )
    (net "Net-(C1-Pad2)"
      (pins U4-2 U3-8 U3-22 R17-1 R16-1 R15-1 R14-1 R13-1 R12-1 R11-1 R10-1 R9-1 R8-1
        R6-2 R5-2 R2-2 PS1-3 J2-4 C2-2 C1-2)
    )
    (net "Net-(C2-Pad1)"
      (pins U3-1 R3-2 C2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins R19-2 C3-1)
    )
    (net VCC
      (pins R21-1 Q1-1 PS1-1 J3-1 J1-1 C3-2)
    )
    (net "Net-(D1-Pad10)"
      (pins U3-9 D1-10)
    )
    (net "Net-(D1-Pad11)"
      (pins R8-2 D1-11)
    )
    (net "Net-(D1-Pad9)"
      (pins U3-10 D1-9)
    )
    (net "Net-(D1-Pad12)"
      (pins R9-2 D1-12)
    )
    (net "Net-(D1-Pad8)"
      (pins U3-14 D1-8)
    )
    (net "Net-(D1-Pad13)"
      (pins R10-2 D1-13)
    )
    (net "Net-(D1-Pad7)"
      (pins U3-15 D1-7)
    )
    (net "Net-(D1-Pad14)"
      (pins R11-2 D1-14)
    )
    (net "Net-(D1-Pad6)"
      (pins U3-16 D1-6)
    )
    (net "Net-(D1-Pad15)"
      (pins R12-2 D1-15)
    )
    (net "Net-(D1-Pad5)"
      (pins U3-17 D1-5)
    )
    (net "Net-(D1-Pad16)"
      (pins R13-2 D1-16)
    )
    (net "Net-(D1-Pad4)"
      (pins U3-18 D1-4)
    )
    (net "Net-(D1-Pad17)"
      (pins R14-2 D1-17)
    )
    (net "Net-(D1-Pad3)"
      (pins U3-19 D1-3)
    )
    (net "Net-(D1-Pad18)"
      (pins R15-2 D1-18)
    )
    (net "Net-(D1-Pad2)"
      (pins U3-23 D1-2)
    )
    (net "Net-(D1-Pad19)"
      (pins R16-2 D1-19)
    )
    (net "Net-(D1-Pad1)"
      (pins U3-24 D1-1)
    )
    (net "Net-(D1-Pad20)"
      (pins R17-2 D1-20)
    )
    (net GND
      (pins PS1-2 J3-2 J1-2)
    )
    (net "Net-(J2-Pad2)"
      (pins U3-5 J2-3 J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins U2-2 U2-2@1 U2-2@2 U2-2@3 U2-2@4 R4-1 J2-1)
    )
    (net "Net-(Q1-Pad2)"
      (pins R20-1 R19-1 Q1-2)
    )
    (net "Net-(Q1-Pad3)"
      (pins U4-4 R21-2 Q1-3)
    )
    (net "Net-(R1-Pad1)"
      (pins U3-7 U1-2 U1-2@1 U1-2@2 U1-2@3 U1-2@4 R3-1 R1-1)
    )
    (net "Net-(R1-Pad2)"
      (pins U1-1 R2-1 R1-2)
    )
    (net "Net-(R4-Pad2)"
      (pins U2-1 R5-1 R4-2)
    )
    (net "Net-(R6-Pad1)"
      (pins U3-6 R7-2 R6-1)
    )
    (net "Net-(R18-Pad2)"
      (pins R18-2 R7-1)
    )
    (net "Net-(R18-Pad1)"
      (pins U4-1 R18-1)
    )
    (net "Net-(R20-Pad2)"
      (pins U4-6 R20-2)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13)
    )
    (net "Net-(U3-Pad12)"
      (pins U3-12)
    )
    (net "Net-(U3-Pad11)"
      (pins U3-11)
    )
    (net "Net-(U3-Pad20)"
      (pins U3-20)
    )
    (net "Net-(U3-Pad21)"
      (pins U3-21)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U3-Pad25)"
      (pins U3-25)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-Pad26)"
      (pins U3-26)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2)
    )
    (net "Net-(U3-Pad27)"
      (pins U3-27)
    )
    (net "Net-(U3-Pad28)"
      (pins U3-28)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (net "Net-(U4-Pad5)"
      (pins U4-5)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
      "Net-(C3-Pad1)" "Net-(D1-Pad1)" "Net-(D1-Pad10)" "Net-(D1-Pad11)" "Net-(D1-Pad12)"
      "Net-(D1-Pad13)" "Net-(D1-Pad14)" "Net-(D1-Pad15)" "Net-(D1-Pad16)"
      "Net-(D1-Pad17)" "Net-(D1-Pad18)" "Net-(D1-Pad19)" "Net-(D1-Pad2)" "Net-(D1-Pad20)"
      "Net-(D1-Pad3)" "Net-(D1-Pad4)" "Net-(D1-Pad5)" "Net-(D1-Pad6)" "Net-(D1-Pad7)"
      "Net-(D1-Pad8)" "Net-(D1-Pad9)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(Q1-Pad2)"
      "Net-(Q1-Pad3)" "Net-(R1-Pad1)" "Net-(R1-Pad2)" "Net-(R18-Pad1)" "Net-(R18-Pad2)"
      "Net-(R20-Pad2)" "Net-(R4-Pad2)" "Net-(R6-Pad1)" "Net-(U3-Pad11)" "Net-(U3-Pad12)"
      "Net-(U3-Pad13)" "Net-(U3-Pad2)" "Net-(U3-Pad20)" "Net-(U3-Pad21)" "Net-(U3-Pad25)"
      "Net-(U3-Pad26)" "Net-(U3-Pad27)" "Net-(U3-Pad28)" "Net-(U3-Pad3)" "Net-(U3-Pad4)"
      "Net-(U4-Pad3)" "Net-(U4-Pad5)" VCC
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 500)
        (clearance 500.1)
      )
    )
  )
  (wiring
  )
)
